











TPD12S016



SLLSE96F - SEPTEMBER 2011-REVISED OCTOBER 2015

TPD12S016 HDMI Companion Chip with I²C Level Shifting Buffer, 12-Channel ESD Protection, and Current-Limit Load Switch

Features

- Conforms to HDMI Compliance Tests without any **External Components**
- IEC 61000-4-2 ESD Protection
 - ±8-kV Contact Discharge
- Supports HDMI 1.4 Data Rate
- Matches Class D and Class C Pin Mapping
- 8-Channel ESD Protection for Four Differential Pairs With Ultra-Low Differential Capacitance Matching (0.05 pF)
- On-Chip Load Switch With 55-mA Current Limit at the HDMI 5V OUT Pin
- Auto-direction Sensing I²C Level Shifter with Oneshot Circuit to Drive a Long HDMI Cable (750-pF
- Back-drive Protection on HDMI Connector Side **Ports**
- Integrated Pullup and Pulldown Resistors per **HDMI Specification**
- Space Saving 24-Pin RKT Package and 24-TSSOP Package

Applications

- Cell Phones
- eBook
- Portable Media Players
- Set-top Box

3 Description

The TPD12S016 is a single-chip High Definition Multimedia Interface (HDMI) device with autodirection sensing I²C voltage level shift buffers, a load switch, and integrated low capacitance high-speed electrostatic discharge (ESD) transient voltage suppression (TVS) protection diodes. A 55-mA current limited 5-V output (5V OUT) sources the HDMI power line. The control of 5V OUT and the hot plug detect (HPD) circuitry is independent of the LS_OE control signal, and is controlled by the CT_HPD pin, which enables the detection scheme (5V_OUT and HPD) to be active before enabling the HDMI link. The SDA, SCL, and CEC lines pull up to V_{CCA} on the A side. On the B side, the CEC_B pin pulls up to an internal 3.3-V supply rail, SCL_B and SDA_B each pull up to the 5-V rail (5V_OUT). The SCL and SDA pins meet the I2C specification and drive up to 750 pF capacitive loads, exceeding the HDMI 1.4 specifications. The HPD B port has a glitch filter to avoid false detection due to plug bouncing during the HDMI connector insertion. TPD12S016 offers reverse current blocking at the 5V_OUT pin. SCL_B, SDA_B, CEC_B pins also feature reversecurrent blocking when the system is powered off.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TDD420046	QFN (24)	4.00 mm × 2.00 mm		
TPD12S016	TSSOP (24)	7.80 mm × 6.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of C	ontents
------------	---------

1	Features 1		7.3 Feature Description	15
2	Applications 1		7.4 Device Functional Modes	17
3	Description 1	8	Application and Implementation	18
4	Revision History2		8.1 Application Information	18
5	Pin Configuration and Functions4		8.2 Typical Application	18
6	Specifications5	9	Power Supply Recommendations	21
U	6.1 Absolute Maximum Ratings	10	Layout	21
	6.2 ESD Ratings		10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		10.2 Layout Examples	21
	6.4 Thermal Information	11	Device and Documentation Support	
	6.5 Electrical Characteristics		11.1 Community Resources	
	6.6 Switching Characteristics		11.2 Trademarks	23
	6.7 Typical Characteristics		11.3 Electrostatic Discharge Caution	23
7	Detailed Description 14		11.4 Glossary	23
	7.1 Overview	12	Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram		Information	23
	7.2 Tanononal Stock Stagram			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (December 2014) to Revision F	Page						
•	Added test condition frequency to capacitance	7						
•	Added test condition frequency to capacitance							
<u>•</u>	Added Community Resources	23						
CI	hanges from Revision D (August 2013) to Revision E	Page						
Added test condition frequency to capacitance	1							
CI	hanges from Original (January 2013) to Revision A	Page						
•	Added Eye Diagram Using EVM Without TPD12S016 for the TMDS Lines at 1080p, 340MHz Pixel Clock, 3.4Gbps	19						
<u>•</u>	Added Eye Diagram Using EVM with TPD12S016 for the TMDS Lines at 1080p, 340MHz Pixel Clock, 3.4Gbps	19						
CI	hanges from Revision A (February 2013) to Revision B	Page						
•	Added PW and RKT packages values for IO capacitance	7						
•	Added LOAD SWITCH I _{LEAKAGE_REVERSE} vs V _{5V_OUT} graph.	12						
<u>•</u>	Updated Circuit Schematic Diagram.	14						
CI	hanges from Revision B (February 2013) to Revision C	Page						
•	Updated table formatting.	7						

Submit Documentation Feedback







CI	hanges from Revision C (August 2013) to Revision D	Pag	ge
•	Updated power savings options table		17

Copyright © 2011–2015, Texas Instruments Incorporated



5 Pin Configuration and Functions





Pin Functions

	PIN		TVDE	DECODINE
NAME	RKT	PW	TYPE	DESCRIPTION
D-, D+	16, 17, 19 to 22	17, 18, 20 to 23	Ю	HDMI TMDS data. Connect to HDMI controller and HDMI connector directly
CLK+, CLK-	14, 15	15, 16	Ю	HDMI TMDS clock. Connect to HDMI controller and HDMI connector directly
HPD_A	3	4	0	Hot plug detect output referenced to $\ensuremath{V_{\text{CCA}}}.$ Connect to HDMI controller hot plug detect input pin
HPD_B	9	10	I	Hot plug detect input. Connect directly to HDMI connector hot plug detect pin
CEC_A	24	1	Ю	HDMI controller side CEC signal pin referenced to V_{CCA} . Connect to HDMI controller
CEC_B	6	7	Ю	HDMI connector side CEC signal pin referenced to internal 3.3-V supply. Connect to HDMI connector CEC pin
SCL_A	1	2	Ю	HDMI controller side SCL signal pin referenced to V_{CCA} . Connect to HDMI controller
SCL_B	7	8	Ю	HDMI connector side SCL signal pin referenced to 5V_OUT supply. Connect to HDMI connector SCL pin
SDA_A	2	3	Ю	HDMI controller side SDA signal pin referenced to V_{CCA} . Connect to HDMI controller
SDA_B	8	9	Ю	HDMI connector side SDA signal pin referenced to 5V_OUT supply. Connect to HDMI connector SDA pin
LS_OE	4	5	Ι	Disables the Level shifters when $OE = L$. The OE pin is referenced to V_{CCA}
CT_HPD	11	12	1	Disables the load switch and HPD_B when CT_HPD = L. The CT_HPD is referenced to V_{CCA}
V _{CC5V}	10	11	PWR	Internal 5-V supply (input to the load switch)
V _{CCA}	23	24	PWR	Internal PCB low voltage supply (same as the HDMI controller chip supply)
5V_OUT	12	13	0	External 5-V supply (output of the load switch)
GND	5, 13, 18	6, 14, 19	GND	Connect to system ground plane

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage		-0.3	4.0	V
V _{CC5V}	Supply voltage		-0.3	6.0	V
		SCL_A, SDA_A, CEC_A	-0.3	4.0	
\ /	Langua valla da (1)	SCL_B, SDA_B, CEC_B	-0.3	6.0	V
V _I	Input voltage ⁽¹⁾	CT_HPD, LS_OE	-0.3	4.0	\ \
		D, CLK	-0.3	6.0	
Vo	Voltage applied to any output in the high-impedance or power-off state ⁽¹⁾	SCL_A, SDA_A, CEC_A, CT_HPD, LS_OE	-0.3	4.0	V
		SCL_B, SDA_B, CEC_B	-0.3	6.0	\ \
V	Voltage applied to any output in the	SCL_A, SDA_A, CEC_A, CT_HPD, LS_OE	-0.3	V _{CCA} + 0.5	V
Vo	Voltage applied to any output in the high or low state ⁽¹⁾⁽²⁾	SCL_B, SDA_B, CEC_B	-0.3	5V_OUT + 0.5	\ \
I _{IK}	Input clamp current	VI < 0		-50	mA
lok	Output clamp current	VO < 0		-50	mA
	Continuous current through 5V_OUT, or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.(2) The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	LS_OE, CT_HPD, SCL_A, SDA_A, CEC_A, HPD_A, V _{CCA}		±2000	
		ANSI/ESDA/JEDEC JS-001	Dx, CLKx, SCL_B, SDA_B, CEC_B, HPD_B, 5V_OUT	±15000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101		±1000	
	IEC 61000-4-2 Contact Discharge		Dx, CLKx, SCL_B, SDA_B, CEC_B, HPD_B, 5V_OUT	±8000	

Product Folder Links: TPD12S016



6.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	NOM MAX	UNIT
V _{CCA}	Supply voltage			1.1	3.6	٧
V _{CC5V}	Supply voltage			4.5	5.5	٧
		SCL_A, SDA_A	V _{CCA} =1.1 V to 3.6 V	$0.7 \times V_{CCA}$	V_{CCA}	V
		CEC_A	V _{CCA} =1.1 V to 3.6 V	0.7 × V _{CCA}	V_{CCA}	V
M	High-level input voltage	CTHPD, LS_OE	V _{CCA} =1.1 V to 3.6 V	1.0	V_{CCA}	V
V _{CC5V} V _{IH} V _{ILC} V _{OL} - V _{ILC}		SCL_B, SDA_B	5V_OUT = 5.0 V	0.7 × 5V_OUT	5V_OUT	V
		CEC_B	5V_OUT = 5.0 V	$0.7 \times V_{3P3}^{(1)}$	V _{3P3}	
		HPD_B	5V_OUT = 5.0 V	2.0	5V_OUT	
		SCL_A, SDA_A	V _{CCA} =1.1 V to 3.6 V	-0.5	0.082 × V _{CCA}	V
		CEC_A	V _{CCA} =1.1 V to 3.6 V	-0.5	0.082 × V _{CCA}	V
.,	to the street of the second	CT_HPD, LS_OE	V _{CCA} =1.1 V to 3.6 V	-0.5	0.4	V
V _{CC5V} V _{IH} V _{ILC}	Low-level input voltage	SCL_B, SDA_B	5V_OUT = 5.0 V	-0.5	0.3 × 5V_OUT	V
		CEC_B	5V_OUT = 5.0 V	-0.5	0.3 × V _{3P3}	V
		HPD_B	5V_OUT = 5.0 V	0	0.8	V
V _{ILC}	(contention) Low-level input voltage	SCL_A, SDA_A, CEC_A	V _{CCA} =1.1 V to 3.6 V	-0.5	0.065 × V _{CCA}	٧
V _{OL} - V _{ILC}	Delta between V_{OL} and V_{ILC}	SCL_A, SDA_A, CEC_A	V _{CCA} =1.1 V to 3.6 V		0.1 × V _{CCA}	mV
T _A	Operating free-air tempera	ature		-40	85	°C

⁽¹⁾ The V_{3P3} is an internal 3.3V power supply node. The V_{3P3} is generated from the 5V supply pin through the on-chip LDO.

6.4 Thermal Information

O. T 111					
		TPD12S016			
	THERMAL METRIC ⁽¹⁾	RKT (UQFN)	PW (TSSOP)	UNIT	
		24 PINS	24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	77.9	88.9	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	24.0	26.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	29.3	43.5	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.5	1.1	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	29.3	43.0	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
HIGH SPEE	D ESD LINES: D _X , CL	K _X							
I _{IO}	Current through ES	SD clamp ports	$V_{CCA} = 3.3 \text{ V},$ $V_{CC5V} = 5.0 \text{ V},$ $V_{IO} = 3.3 \text{ V}$	D, CLK			0.01	0.5	μA
V_{DL}	Diode forward volta	age	$I_D = 8 \text{ mA}$	Lower clamp d	iode		0.8	1.0	V
R_{DYN}	Dynamic resistance	Э	I = 1 A	D, CLK			1		Ω
0	10	PW Package	$V_{CC} = 5 V,$	D 0114			1.0		_
C _{IO}	IO capacitance	RKT Package	$V_{IO} = 2.5 \text{ V}$ f = 1 MHz	D, CLK			1.2		pF
$\Delta C_{\text{IO_TMDS}}$	Differential capacita Dx- lines	ance for the Dx+,	$V_{CC} = 5 \text{ V},$ $V_{IO} = 2.5 \text{ V}$ f = 1 MHz	D, CLK			0.05		pF
V _{BR}	Break-down voltage	е	I _{IO} = 1 mA	<u>'</u>		6.5		9	V
LOAD SWIT	CH V _{CC5V} , 5V_OUT								
	Supply current at V	, CC5V	V _{CC5V} = 5 V, 5V OU CT_HPD = GND	JT =Open, LS_OE	= GND,		1	45	μA
I _{CC5V}	Supply current at V _{CC5V}		V _{CC5V} = 5 V, 5V OUT =Open, LS_OE = GND, CT_HPD = 3.3 V			4	50	μA	
I _{SC}	Short circuit curren	t at 5V_OUT	V _{CC5V} = 5 V, 5V_O	JT = GND		100	150	200	mA
V_{DROP}	5V_OUT output vo	ltage drop	V _{CC5V} = 5 V, I _{5V_OU}	_T = 55 mA			35	50	mV
T _{ON}	Turn on time, V _{CC5}	_V to 5V_OUT	$C_{LOAD} = 0.1 \mu F, R_{LO}$	_{DAD} = 500 Ω			77		μs
T _{OFF}	Turn off time, V _{CC5}	_V to 5V_OUT	$C_{LOAD} = 0.1 \mu F, R_{LOAD}$	_{DAD} = 500 Ω			7.0		μs
_	Th 1 Ob - +-1		Shutdown threshold	d, TRIP ⁽¹⁾			140		
T _{SHUT}	Thermal Shutdown		HYST ⁽²⁾			12		°C	
VOLTAGE L	EVEL SHIFTER – SC	L, SDA LINES (x_A	AND x_B PORTS)						
V _{OHA}			I _{OH} = -20 μA	$V_{I} = V_{IH}$	V _{CCA} = 1.1 V to 3.6 V	V _{CCA} × 0.80			V
V _{OLA}			I _{OL} = 20 μA	$V_I = V_{IL}$	V _{CCA} = 1.1 V to 3.6 V		V _{CCA} × 0.17		V
V_{OHB}			I _{OH} = -20 μA	$V_{I} = V_{IH}$		5VOUT × 0.90			V
V_{OLB}			$I_{OL} = 3 \text{ mA}$	$V_{I} = V_{IL}$				0.4	V
ΔV_T	Hysteresis at the S	$Dx_A (V_{T+} - V_{T-})$	$V_{CCA} = 1.1 \text{ V to } 3.6$	V			40		mV
ΔV_{T}	Hysteresis at the S	$Dx_B (V_{T+} - V_{T-})$	$V_{CCA} = 1.1 \text{ V to } 3.6$	V			400		mV
D	(Internal pullup)		SCL_A, SDA_A	Pull-up connec	ted to V _{CCA} rail		10		kΩ
R _{PU}	(Internal pullup)		SCL_B, SDA_B Pull-up connected to 5-V rail		ted to 5-V rail		1.75		K\$2
I _{PULLUPAC}	Transient boosted (rise-time accelerate		SCL_B, SDA_B	Pull-up connec	ted to 5-V rail		15		mA
	A port		$V_{CCA} = 0 \text{ V}, \text{ V}_{I} \text{ or V}_{CCA}$	$_{\rm O}$ = 0 to 3.6 V	$V_{CCA} = 0 V$			±5	
l _{off}	B port			5VOUT = 0 V, V _I or V _O = 0 to 5.5 V $\frac{V_{CCA} = 0 \text{ V to}}{3.6 \text{ V}}$				±5	μA
I	B port		$V_O = V_{CCO}$ or GND		V _{CCA} = 1.1 V to 3.6 V			±5	
l _{OZ}	A port		V _I = V _{CCI} or GND		V _{CCA} = 1.1 V to 3.6 V			±5	μA

Product Folder Links: TPD12S016

 ⁽¹⁾ The TPD12S016 turns off after the device temperature reaches the TRIP temperature.
 (2) After the thermal shut-down circuit turns off the load switch, the switch turns on again after the device junction temperature cools down to a temperature equals to or less than TRIP-HYST.



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	3	MIN	TYP	MAX	UNIT
VOLTAG	E LEVEL SHIFTER – CEC LINE (x_A AND	x_B PORTS)						
V _{OHA}		I _{OH} = -20 μA	$V_{I} = V_{IH}$	V _{CCA} = 1.1 V to 3.6 V	V _{CCA} × 0.80			V
V _{OLA}		I _{OL} = 20 μA	$V_I = V_{IL}$	V _{CCA} = 1.1 V to 3.6 V		V _{CCA} × 0.17		٧
V _{OHB}		I _{OH} = -20 μA	$V_I = V_{IH}$		$V_{3P3} \times 0.80$			V
V_{OLB}		$I_{OL} = 3 \text{ mA}$	$V_I = V_{IL}$				0.4	V
ΔV_{T}	Hysteresis at the Sxx_A ($V_{T+} - V_{T-}$)	V _{CCA} = 1.1 V to 3.6 V	/			40		mV
ΔV_T	Hysteresis at the Sxx_B (V _{T+} - V _{T-})	V _{CCA} = 1.1 V to 3.6 V	1			300		mV
	(latarral author)	CEC_A	Pull-up conne	cted to V _{CCA} rail		10		1.0
R _{PU}	(Internal pullup)	CEC_B	Pull-up conne	cted to 3.3 V rail	22	26	30	kΩ
	A port	V _{CCA} = 0 V, V _I or V _O	= 0 to 3.6 V	V _{CCA} = 0 V			±5	
I _{off}	B port	5VOUT = 0 V, V _I or V _O = 0 to 5.5 V		V _{CCA} = 0 V to 3.6 V			±1.8	μA
	B port	$V_{O} = V_{CCO}$ or GND $V_{CCA} = 1$ to 3.6 V		V _{CCA} = 1.1 V to 3.6 V			±5	
l _{OZ}	A port	V _I = V _{CCI} or GND		V _{CCA} = 1.1 V to 3.6 V			±5	μA
VOLTAG	E LEVEL SHIFTER – HPD LINE (x_A AND	x_B PORTS)						
V _{OHA}		$I_{OH} = -3 \text{ mA}$	$V_{I} = V_{IH}$	V _{CCA} = 1.1 V to 3.6 V	V _{CCA} × 0.07			V
V _{OLA}		I _{OL} = 3 mA	$V_{I} = V_{IL}$	V _{CCA} = 1.1 V to 3.6 V			0.4	٧
ΔV_T	Hysteresis (V _{T+} – V _{T-})	V _{CCA} = 1.1 V to 3.6 \	/	'		400		mV
R _{PD}	(Internal pulldown resistor)	HPD_B	Pull-down con	nected to GND		11		kΩ
l _{off}	A port	$V_O = V_{CCO}$ or GND	V _{CCA} = 0 V				±5	μΑ
l _{OZ}	A port	$V_I = V_{CCO}$ or GND	V _{CCA} = 3.6 V				±5	μΑ
LS_OE, C	CT_CP_HPD	•						
I _I		V _I = V _{CCA} or GND	V _{CCA} = 1.1 V t	o 3.6 V			±12	μΑ
I/O CAPA	ACITANCES	•	•	<u> </u>				
Cı	Control inputs	V _I = 1.89 V or GND	$V_{CCA} = 1.1 \text{ to}$	3.6 V; <i>f</i> = 1 MHz		7.1		pF
C _{IO}	A port	V _O = 1.89 V or GND	V _{CCA} = 1.1 to	3.6 V; f = 1 MHz		8.3		pF
- 10	B port	V _O = 5.0 V or GND	V _{5VOUT} = 5.0 V; <i>f</i> = 1 MHz			15		pF

Submit Documentation Feedback



6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

,,,,,	perating free-air temperature range PARAMETER	PINS	TEST CONDITIONS	MIN TYP	MAX	UNIT			
		FINS	TEST CONDITIONS	WIIIN ITP		UNIT			
C_{L}	Bus load capacitance (B side)				750	pF			
	Bus load capacitance (A side)	150 (4 4	I D DODTO) V		15				
VOLIA	AGE LEVEL SHIFTER – SCL, SDA LII		nd X_B PORTS) V _{CCA} = 1.2 V						
t _{PHL}	Propagation delay	A to B	-	310		ns			
		B to A	_	420					
PLH	Propagation delay	A to B	_	510		ns			
	1	B to A		334					
FALL	A Port fall time					ns			
TALL	B Port fall time	B-Port	_	225					
RISE	A Port rise time	A-Port		315		ns			
KISE	B Port rise time	B-Port		415					
F _(MAX)	Maximum switching frequency			400		kHz			
VOLTA	AGE LEVEL SHIFTER – CEC LINES (X	_A AND x_	B PORTS) V _{CCA} = 1.2 V						
.	L Propagation delay			385		nc			
PHL	Propagation delay	B to A		526		ns			
	Drangation dalou	A to B		13.8		μs			
I _{PLH}	Propagation delay	B to A	CEC sharped analysis	16.6		ns			
	A Port fall time	A-Port	CEC channel enabled	334					
t _{FALL}	B Port fall time	B-Port		170		ns			
	A Port rise time	A-Port		315		ns			
RISE	B Port rise time	B-Port		28		μs			
VOLT/	AGE LEVEL SHIFTER – HPD LINES (2	A AND x	B PORTS) V _{CCA} = 1.2 V			•			
t _{PHL}	Propagation delay	B to A		14.4		μs			
PLH	Propagation delay	B to A		9.2		μs			
t _{FALL}	A Port fall time	A-Port	HPD channel enabled	2.1		ns			
RISE	A Port rise time	A-Port		2.1		ns			
	AGE LEVEL SHIFTER – SCL, SDA LIN		ND x B PORTS) Voca = 1.5 V						
	102 22122 01111 1211 002, 0271 211	A to B		310		ns			
PHL	Propagation delay	B to A	-	420		ns			
		A to B	-	410		ns			
PLH	Propagation delay	B to A	_	425					
	A Port fall time	A-Port	SCL/SDA channels enabled	250		ns			
FALL	B Port fall time		SCL/SDA CHAIITEIS EHABIEU			ns			
		B-Port	-	225		ns			
RISE	A Port rise time	A-Port		315		ns			
_	B Port fall time	B-Port	_	415		ns			
(MAX)	Maximum switching frequency			400		kHz			
VOLTA	AGE LEVEL SHIFTER – CEC LINES (2		B PORTS) V _{CCA} = 1.5 V						
PHL	Propagation delay	A to B		380		ns			
		B to A		420					
PLH	Propagation delay	A to B		13.8		μs			
	1 - 3	B to A	CEC channel enabled	16.6		ns			
EALL	A Port fall time	A-Port		250		ns			
FALL	B Port fall time	B-Port		170		113			
	A Port rise time	A-Port		315		ns			
RISE	B Port rise time	B-Port		28		μs			

Copyright © 2011–2015, Texas Instruments Incorporated



Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	PINS	TEST CONDITIONS	MIN T	P MAX	UNIT	
VOLT	AGE LEVEL SHIFTER – HPD LINES (x	_A AND x	B PORTS) V _{CCA} = 1.5 V				
t _{PHL}	Propagation delay	B to A		14	1.4	μs	
t _{PLH}	Propagation delay	B to A	LIDD about a sable d	9	0.2	μs	
t _{FALL}	A Port fall time	A-Port	HPD channel enabled	1	.8	ns	
t _{RISE}	A Port rise time	A-Port		1	.8	ns	
	AGE LEVEL SHIFTER – SCL, SDA LIN	ES (x_A A	ND x_B PORTS) V _{CCA} = 1.8 V				
		A to B	Joseph	3	00	ns	
t _{PHL}	Propagation delay	B to A		3	50	ns	
		A to B		4	00	ns	
t_{PLH}	Propagation delay	B to A		4	20	ns	
	A Port fall time	A-Port	SCL/SDA channels enabled		10	ns	
t _{FALL}	B Port fall time	B-Port			25	ns	
	A Port rise time	A-Port			15	ns	
t_{RISE}	B Port fall time	B-Port	-		15	ns	
F _(MAX)		<u> </u>		400		kHz	
	AGE LEVEL SHIFTER - CEC LINES (x	A AND x	B PORTS) Voca = 1.8 V				
		A to B		3	75		
t_{PHL}	Propagation delay	B to A	-		66	ns	
		A to B	-		3.8	μs	
t_{PLH}	Propagation delay	B to A	-		5.6	ns	
	A Port fall time	A-Port	CEC channel enabled		10	113	
t_{FALL}	B Port fall time	B-Port	-		70	ns	
	A Port rise time	A-Port	-		15	nc	
t_{RISE}	B Port rise time	B-Port			28	ns	
VOLT	AGE LEVEL SHIFTER – HPD LINES (x		P POPTS) V = 1 9 V		20	μs	
			_B FOR 15) V _{CCA} = 1.8 V	1/2	1.0		
t _{PHL}	Propagation delay	B to A			1.2	μs	
t _{PLH}	Propagation delay	B to A	HPD channels enabled		0.2	μs	
t _{FALL}	A Port fall time	A-Port			.5	ns	
t _{RISE}	A Port rise time	A-Port			.5	ns	
VOLT	AGE LEVEL SHIFTER – SCL, SDA LIN		na x_B PORTS) V _{CCA} = 2.5 V	_	00		
t _{PHL}	Propagation delay	A to B	-		00	ns	
		B to A	_		00		
t _{PLH}	Propagation delay	A to B	1		90	ns	
		B to A			20	kHz	
t _{FALL}	A Port fall time	A-Port	SCL/SDA channels enabled		70		
1 ALL	B Port fall time	B-Port			25		
t _{RISE}	A Port rise time	A-Port			15	ns	
INIOE	B Port fall time	B-Port			15		
$F_{(MAX)}$	Maximum switching frequency			400		kHz	



Switching Characteristics (continued)


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	PINS	TEST CONDITIONS	MIN TYP	MAX	UNIT	
VOLT	AGE LEVEL SHIFTER – CEC LINES (x	_A AND x	B PORTS) V _{CCA} = 2.5 V				
	Dronagation daloy	A to B		375			
t _{PHL}	Propagation delay	B to A		305		ns	
	Description delay.	A to B		13.8		μs	
t _{PLH}	Propagation delay	B to A	CFC shannel anablad	16.6		ns	
	A Port fall time	fall time A-Port CEC channel enabled		170		20	
t _{FALL}	B Port fall time	B-Port		170		ns	
	A Port rise time	A-Port		315		ns	
^T RISE	B Port rise time	B-Port		28		μs	
VOLT	AGE LEVEL SHIFTER – HPD LINES (x	_A AND x	B PORTS) V _{CCA} = 2.5 V		,		
t _{PHL}	Propagation delay	B to A		14.2		μs	
t _{PLH}	Propagation delay	B to A	LIDD sharpel anabled	9.2		μs	
t _{FALL}	A Port fall time	A-Port	HPD channel enabled	1.2		ns	
t _{RISE}	A Port rise time	A-Port		1.2		ns	
VOLT	AGE LEVEL SHIFTER – SCL, SDA LIN	NES (x_A A	nd x_B PORTS) V _{CCA} = 3.3 V		,		
	Drangation delay	A to B		300			
t _{PHL}	Propagation delay	B to A		400		ns	
	Description delay.	A to B		260			
t _{PLH}	Propagation delay	B to A		415		ns	
	A Port fall time	A-Port	SCL/SDA channels enabled	160			
t _{FALL}	B Port fall time	B-Port		225		ns	
	A Port rise time	A-Port		305		20	
t _{RISE}	B Port fall time	B-Port		415		ns	
F _(MAX)	Maximum switching frequency			400		kHz	
VOLT	AGE LEVEL SHIFTER – CEC LINES (x	_A AND x	B PORTS) V _{CCA} = 3.3V				
	Dranagation daloy	A to B		375		20	
t _{PHL}	Propagation delay	ximum switching frequency LEVEL SHIFTER – CEC LINES (x_A AND x_B PORTS) V _{CCA} = 3.3V pagation delay A to B B to A A to B	305		ns		
	Propagation delay	A to B		13.8		μs	
t _{PLH}	Propagation delay	B to A	CFC shannel anablad	16.6		ns	
	A Port fall time	A-Port	CEC channel enabled	160			
t _{FALL}	B Port fall time	B-Port		170		ns	
	A Port rise time	A-Port		305		ns	
t _{RISE}	B Port rise time	B-Port		28		μs	
VOLT	AGE LEVEL SHIFTER – HPD LINES (x	_A AND x	B PORTS) V _{CCA} = 3.3 V				
t _{PHL}	Propagation delay	B to A		14.2		μs	
t _{PLH}	Propagation delay	B to A	HPD channel anabled	9.2		μs	
t _{FALL}	A Port fall time	A-Port	HPD channel enabled	1.1		ns	
t _{RISE}	A Port rise time	A-Port		1.1		ns	

Copyright © 2011–2015, Texas Instruments Incorporated




6.7 Typical Characteristics





Typical Characteristics (continued)



Copyright © 2011–2015, Texas Instruments Incorporated



7 Detailed Description


7.1 Overview

The TPD12S016 is a single-chip HDMI interface device with auto-direction sensing I²C voltage level shifting buffers, a load switch, and integrated high-speed ESD protection clamps. The device pin mapping matches the HDMI connector with four differential pairs and control lines. This device offers eight low-capacitance ESD clamps, allowing HDMI 1.4 data rates. The integrated ESD circuits provides matching between each differential signal pair, which allows an advantage over discrete ESD solutions where variations between ESD protection clamps degrade the differential signal quality. The TPD12S016 provides a current limited 5-V output (5V_OUT) for sourcing the HDMI power line. The current limited 5-V output supplies up to 55 mA to the HDMI receiver. The control of 5V_OUT and the hot plug detect (HPD) circuitry is independent of the LS_OE control signal, and is controlled by the CT_HPD pin. This independent CT_HPD control enables the detection scheme (5V_OUT and HPD) to be active before enabling the HDMI link. An internal 3.3 V node powers the CEC pin eliminating the need for a 3.3 V supply on board.

The TPD12S016 integrates all the external termination resistors at the HPD, CEC, SCL, and SDA lines. There are three non-inverting bidirectional voltage level translation (VLT) circuits for the SDA, SCL, and CEC lines. Each have a common power rail (V_{CCA}) on the A side from 1.1 V to 3.6V. On the B side, the SCL_B and SDA_B each have an internal 1.75 k Ω pull up connected to the 5-V rail (5V_OUT). The SCL and SDA pins meet the I²C specification and drive up to 750-pF capacitive loads exceeding the HDMI 1.4 specifications. The CEC_B pin has an internal 27-k Ω pull up resistor to the internal 3.3-V supply rail. The HPD_B port has a glitch filter to avoid false detection due to plug bouncing during the HDMI connector insertion.

The TPD12S016 offers a reverse current blocking feature at the 5V_OUT pin. In the fault conditions, such as when two HDMI transmitters connect to the same HDMI cable, the TPD12S016 ensures that the system is safe from powering up through an external HDMI transmitter. The SCL_B, SDA_B, CEC_B pins also feature reverse-current blocking when the system is powered off.

7.2 Functional Block Diagram



Submit Documentation Feedback



7.3 Feature Description

7.3.1 Conforms to HDMI Compliance Tests Without any External Components

The TPD12S016 has integrated pullup or pulldown resistors on the DDC, CEC, and HPD lines that conform to the HDMI 7.13 and 7.15 Compliance Tests without the designer needing to use any external components to TPD12S016.

7.3.2 IEC 61000-4-2 ESD Protection

In many cases, the core ICs, such as the scalar chipset, may not have robust ESD cells to sustain system-level ESD strikes. In these cases, the TPD12S016 provides the desired system-level ESD protection, such as the IEC 61000-4-2 Level 4 ESD protection of ±8-kV Contact rating by absorbing the energy associated with the ESD strike.

7.3.3 Supports HDMI 1.4 Data Rate

The high-speed TMDS pins of the TPD12S016 add only 1.0-pF (for PW package) or 1.2-pF (for RKT package) of capacitance to the TMDS lines. An Insertion Loss –3 dB point that is greater than 3 GHz provides enough bandwidth to pass HDMI 1.4 TMDS data rates.

7.3.4 Matches Class D and Class C Pin Mapping

The PW and RKT packages offer seamless layout routing options to eliminate the routing glitch for the differential signal pairs. The pin mapping follows the same order as the HDMI connector pin mapping.

7.3.5 8-Channel ESD Lines for Four Differential Pairs with Ultra-low Differential Capacitance Matching (0.05 pF)

Excellent intra-pair capacitance matching of 0.05 pF provides ultra low intra-pair skew, which allows an advantage over discrete ESD solutions where variations between ESD protection clamps can degrade the differential signal quality.

7.3.6 On-Chip Load Switch With 55-mA Current Limit Feature at the HDMI 5V OUT Pin

The TPD12S016 provides a current limited 5-V output (5V_OUT) for sourcing the HDMI power line. The current limited 5-V output supplies up to 55 mA to the HDMI receiver. The control of 5V_OUT and the HPD circuitry is independent of the LS_OE control signal, and is controlled by the CT_HPD pin. This independent CT_HPD control enables the detection scheme (5V OUT and HPD) to be active before enabling the HDMI link.

7.3.7 Auto-direction Sensing I²C Level Shifter With One-Shot Circuit to Drive a Long HDMI Cable (750-pF Load)

The TPD12S016 contains three bidirectional open-drain buffers specifically designed to support uptranslation/down-translation between the low voltage, V_{CCA} side DDC-bus and the 5-V DDC-bus or 3.3-V CEC line. The HDMI cable side of the DDC lines incorporates rise-time accelerators to support a high capacitive load on the HDMI cable side. The rise time accelerators boost the cable side DDC signal independent of which side of the bus is releasing the signal.

7.3.8 Back-Drive Protection on HDMI Connector Side Ports

The TPD12S016 offers a reverse current blocking feature at the 5V_OUT pin. In fault conditions, such as when two HDMI transmitters connect to the same HDMI cable, the TPD12S016 ensures that the system is safe from powering up through an external HDMI transmitter. The SCL_B, SDA_B, CEC_B pins also feature reverse-current blocking when the system is powered off.

7.3.9 Integrated Pullup and Pulldown Resistors per HDMI Specification

The system is designed to work properly according to the HDMI 1.4 specification with no external pullup resistors on the DDC, CEC, and HPD lines.



Feature Description (continued)

7.3.10 Space Saving 24-Pin RKT Package and 24-TSSOP Package

When compared to discrete ESD solutions, the fully integrated port protection offered by TPD12S016 reduces the overall area required to fully protect an HDMI transmitter port.

7.3.11 DDC/CEC LEVEL SHIFT Circuit Operation

The TPD12S016 enables DDC translation from V_{CCA} (system side) voltage levels to 5-V (HDMI cable side) voltage levels without degradation of system performance. The TPD12S016 contains two bidirectional open-drain buffers specifically designed to support up-translation/down-translation between the low voltage, V_{CCA} side DDC-bus and the 5-V DDC-bus. The port B I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered. After power-up and with the LS_OE and CT_HPD pins HIGH, a LOW level on port A (below approximately $V_{ILC} = 0.08 \times V_{CCA}$ V) turns the corresponding port B driver (either SDA or SCL) on and drives port B down to V_{OLB} V. When port A rises above approximately $0.10 \times V_{CCA}$ V, the port B pulldown driver is turned off and the internal pullup resistor pulls the pin HIGH. When port B falls first and goes below 0.3×5 VOUT V, a CMOS hysteresis input buffer detects the falling edge, turns on the port A driver, and pulls port A down to approximately VOLA = $0.16 \times V_{CCA}$ V. The port B pulldown is not enabled unless the port A voltage goes below V_{ILC} . If the port A low voltage goes below V_{ILC} , the port B pulldown driver is enabled until port A rises above ($V_{ILC} + \Delta V_{T-HYSTA}$), then port B, if not externally driven LOW, will continue to rise being pulled up by the internal pullup resistor.




Figure 13. DDC/CEC Level Shifter Block Diagram

7.3.12 DDC/CEC Level Shifter Operational Notes For $V_{CCA} = 1.8 \text{ V}$

- The threshold of CMP1 (see Figure 13) is approximately 150 mV ± the 40 mV of total hysteresis.
- The comparator will trip for a falling waveform at approximately 130 mV.
- The comparator will trip for a rising waveform at approximately 170 mV.
- To be recognized as a zero, the level at Port A must first go below 130 mV (V_{ILC} in spec) and then stay below 170 mV (V_{ILA} in spec).
- To be recognized as a one, the level at A must first go above 170 mV and then stay above 130 mV.
- V_{ILC} is set to 117 mV in Electrical Characteristics Table to give some margin to the 130 mV.
- V_{ILA} is set to 148 mV in the *Electrical Characteristics* table to give some margin to the 170 mV.
- V_{IHA} is set to 70% of V_{CCA} to be consistent with standard CMOS levels.



Feature Description (continued)




Figure 14. DDC Level Shifter Operation (B To A Direction)

7.3.13 Rise-Time Accelerators

The HDMI cable side of the DDC lines incorporates rise-time accelerators to support high capacitive load (up to 750 pF) on the HDMI cable side. The rise time accelerators boost the cable side DDC signal independent of which side of the bus is releasing the signal.

7.3.14 Noise Considerations

Ground offset between the TPD12S016 ground and the ground of devices on port A of the TPD12S016 must be avoided. The reason for this cautionary remark is that a CMOS/NMOS open-drain capable of sinking 3 mA of current at 0.4 V will have an output resistance of 133 Ω or less (R = E / I). Such a driver will share enough current with the port A output pulldown of the TPD12S016 to be seen as a LOW as long as the ground offset is zero. If the ground offset is greater than 0 V, then the driver resistance must be less. Since V_{ILC} can be as low as 90 mV at cold temperatures and the low end of the current distribution, the maximum ground offset should not exceed 50 mV. Bus repeaters that use an output offset are not interoperable with the port A of the TPD12S016 as their output LOW levels will not be recognized by the TPD12S016 as a LOW. If the TPD12S016 is placed in an application where the V_{IL} of port A of the TPD12S016 does not go below its V_{ILC} it will pull port B LOW initially when port A input transitions LOW but the port B will return HIGH, so it will not reproduce the port A input on port B. Such applications should be avoided. Port B is interoperable with all I²C-bus slaves, masters and repeaters.

7.3.15 Resistor Pullup Value Selection

The system is designed to work properly with no external pullup resistors on the DDC, CEC, and HPD lines.

7.4 Device Functional Modes

The LS_OE and CT_HPD are active-high enable pins. They control the TPD12S016 power saving options according to Table 1.

DDC. B-CEC_B DDC/ CEC A-SIDE CEC LOAD SW **ICCA** ICC5V LS_OE CT_HPD **V_{CCA}** V_{CC5V} SIDE PULL-COMMENTS **PULL-UPS** AND HPD LDO **VLTs TYP** TYP **PULL-UPS** UPS Off Off Off ı 1 1.8 V 5.0 V Off Off Off 1 μΑ 1 μΑ Fully Disabled Н 1.8 V 5.0 V On Off Off Off Load Switch on L On On 1 µA 30 µA L 1.8 V 5.0 V Off Off Off Off Off Off 1 µA 1 µA Not a Valid State Н Н 1.8 V 5.0 V On On On On 13 µA 200 μΑ On On Fully On Χ Χ 0 V 0 V High-Z High-Z High-Z Off Off Off 0 0 Power Down Χ Χ 1.8 V 0 V High-Z High-Z High-Z Off Off Off 0 0 Power Down Χ Off Х 0 V 5.0 V High-Z High-Z High-Z Off Off 0 0 Power Down

Table 1. Power Saving Options⁽¹⁾

(1) X = Don't Care, H = Signal High, and L = Signal Low



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TPD12S016 provides IEC 61000-4-2 Level 4 Contact ESD rating to the HDMI 1.4 transmitter port. Buffered VLT's translate DDC and CEC channels bidirectionally. The system is designed to work properly with no external pullup resistors on the DDC, CEC, and HPD lines. The CEC line has an integrated 3.3-V rail, eliminating the need for a 3.3-V supply on board.

8.2 Typical Application

The TPD12S016 is placed as close as possible to the HDMI connector to provide voltage level translation, 5V OUT current limiting and overall ESD protection for the HDMI controller.

8.2.1 Example 1: HDMI Controller Using One Control Line

In the example shown in Figure 15, the HDMI driver chip is controlling the TPD12S016 through only one control line, CT_HPD. In this mode the HPD_A to LS_OE pin are connected as shown in the oval dotted line of Figure 15. To fully enable TPD12S016, set CT_HPD above V_{IH} . To fully disable TPD12S016, set CT_HPD below V_{IL} .




Figure 15. TPD12S016 with an HDMI Controller Using One GPIO for HDMI Interface Control



Typical Application (continued)

8.2.1.1 Design Requirements

For this example, use the following table as input parameters:


Table 2. HDMI Controller Using One Control Line Design Parameters

		DESIGN PARAMETERS	EXAMPLE VALUE		
Voltage on V _{CCA}			1.8 V		
Voltage on V _{CC5V}	5.0 V				
Drive CT_HPD low (disabled) -0.5 V to 0					
Drive CT_HPD high	rive CT_HPD high (enabled)				
	A to B	SCL and SDA	4.00 \/ += 4.0 \/		
Duive a legical 4	A to B	CEC	1.26 V to 1.8 V		
Drive a logical 1	D to A	SCL and SDA	3.5 V to 5.0 V		
	B to A	CEC	2.31 V to 3.3 V		
	A (- D	SCL and SDA	0.5.77.		
Drive a logical 0	A to B	CEC	-0.5 V to 0.117 V		
	D to A	SCL and SDA	−0.5 V to 1.5 V		
	B to A	CEC	-0.5 V to 0.99 V		

8.2.1.2 Detailed Design Procedure

To begin the design process, the designer needs to know the V_{CC5V} voltage range and the logic level, V_{CCA} , voltage range.

8.2.1.3 Application Curves



the TMDS Lines at 1080p, 340 MHz Pixel Clock, 3.4 Gbps




Figure 17. Eye Diagram Using EVM With TPD12S016 for the TMDS Lines at 1080p, 340 MHz Pixel Clock, 3.4 Gbps



8.2.2 Example 2: HDMI Controller Using CT_HPD and LS_OE

Some HDMI driver chips may have two GPIOs to control the HDMI interface chip. In this case a flexible power saving mode can be implemented. The load switch can be activated by CT_HPD while the level shifters are inactive, using LS_OE. This results in TPD12S016 drawing only approximately 30 μ A, a reduction of 170 μ A from being fully on. After a hot plug is detected, the HDMI controller can enable the rest of the HDMI interface chip using LS_OE.




Figure 18. TPD12S016 with an HDMI Controller Using Two GPIOs For HDMI Interface Control

8.2.2.1 Design Requirements

For this example, use Table 3 for input parameters:

Table 3. HDMI Controller Using CT_HPD and LS_OE Design Parameters

		DESIGN PARAMETERS	EXAMPLE VALUE
Voltage on V _{CCA}			3.3 V
Voltage on V _{CC5V}			5.0 V
Drive CT_HPD low (d	disabled)	0.5.7.4.0.4.7	
Drive LS_OE low (dis	sabled)		-0.5 V to 0.4 V
Drive CT_HPD high ((enabled)		401/4-221/
Drive LS_OE high (e	nabled)	1.0 V to 3.3 V	
	SCL and SDA		2.24 V += 2.2 V
Deba - Instant 4	A to B	CEC	2.31 V to 3.3 V
Drive a logical 1	D 1 - 4	SCL and SDA	3.5 V to 5.0 V
	B to A	CEC	2.31 V to 3.3 V
	A 1 - D	SCL and SDA	0.5.7/1- 0.044.7/
	A to B	CEC	-0.5 V to 0.214 V
Drive a logical 0	D (- A	SCL and SDA	−0.5 V to 1.5 V
	B to A	CEC	-0.5 V to 0.99 V



8.2.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the V_{CC5V} voltage range and the logic level, V_{CCA} , voltage range.

8.2.2.3 Application Curves

Refer to Application Curves for related application curves.

9 Power Supply Recommendations

TPD12S016 has two power input pins: V_{CC5V} and V_{CCA} . It can operate normally with V_{CC5V} between 4.5 V and 5.5 V; and V_{CCA} between 1.1 V and 3.6 V. Thus, the power supply (with a ripple of V_{RIPPLE}) requirement for TPD12S016 for V_{CC5V} is between 4.5 V + V_{RIPPLE} and 5.5 V - V_{RIPPLE} ; and for V_{CCA} it is between 1.1 V + V_{RIPPLE} and 3.6 V - V_{RIPPLE} .

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures. Therefore, the PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- · Route the protected traces as straight as possible.
- Avoid using VIAs between the connecter and an I/O protection pin on TPD12S016.
- Avoid 90° turns in traces.
 - Electric fields tend to build up on corners, increasing EMI coupling.
- Minimize impedance on the path to GND for maximum ESD dissipation.
- The capacitors on V_{BUS} and V_{OTG IN} should be placed close to their respective pins on TPD12S016.

10.2 Layout Examples

10.2.1 TPD12S016RKT





Figure 19. TPD12S016RKT Layout Example



Layout Examples (continued)

Routing with TPD12S016RKT requires three layers. Vias are an integral part of layout for such a design. Proper placement of vias can eliminate exposing the system unnecessarily to an ESD event. The example shown above routes the TMDS lines directly from the connector to the protection pins *before* using vias to an internal layer. This helps promote ESD energy dissipation at the TPD12S016 protection pins. Note that while there is a via between the connector and the DDC/CEC/HPD lines, the traces terminate at the protection pins, leaving no other path for ESD energy to dissipate except at the TPD12S016 protection pins. All ground pins should have a large via near them connecting to as many internal and external ground planes as possible to reduce any impedance between TPD12S016 and ground. Tenting of VIAs near to SMD pads should be done to eliminate any solder-wicking during PCB assembly.

10.2.2 TPD12S016PW



* If unused, tie Reserve Pin to Ground with 75Ω resistor

Figure 20. TPD12S016PW Layout Example

The TPD12S016PW can be routed on a single layer. HDMI connector pin matching has been arranged to allow for a flow through routing style. All ground pins should have a large via near them connecting to as many internal and external ground planes as possible to reduce any impedance between TPD12S016 and ground. Tenting of vias near to SMD pads should be done to eliminate any solder-wicking during PCB assembly.

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2015, Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	()	()			(-)	(4)	(5)		(-)
TPD12S016PWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PN016
TPD12S016PWR.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PN016
TPD12S016PWRG4.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PN016
TPD12S016RKTR	Active	Production	UQFN (RKT) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PN016
TPD12S016RKTR.B	Active	Production	UQFN (RKT) 24	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PN016

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD12S016PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPD12S016RKTR	UQFN	RKT	24	3000	177.8	12.4	2.21	4.22	0.81	4.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD12S016PWR	TSSOP	PW	24	2000	356.0	356.0	35.0
TPD12S016RKTR	UQFN	RKT	24	3000	183.0	183.0	20.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated