Application Report SLAA473B–October 2010–Revised February 2014

TLV320AIC32x4 Sleep and Standby Modes

Jorge Arbona

Audio Converter Products

ABSTRACT

The <u>TLV320AIC3204</u> and <u>TLV320AIC3254</u> (or *AIC32x4*) audio converter devices can be configured for very low power operation during Standby and Sleep modes. This report provides an overview of how to enable the AIC32x4 for this type of operating mode as well as several sample scripts.

Contents

1	Sleep and Standby Modes	1
2	References	6
3	Appendix A: Example Sleep Mode Script	7
4	Appendix B: Example Wake Up from Sleep Script	8
5	Appendix C: Example Standby Mode Script	
6	Appendix D: Example Wake Up from Standby Script	

1 Sleep and Standby Modes

INSTRUMENTS

There are a relatively limited number of blocks that must be configured to set the device into (or wake the device from) both Sleep and Standby modes.

Table 1 shows the steps required to set the device into these two operating modes. Registers associated with Sleep mode are marked in blue. It is presumed that both the analog-to digital converter (ADC) and digital-to-analog converter (DAC) channels are used; otherwise, the corresponding steps can be skipped. Note that the ADC and DAC power bits are also associated with **miniDSP_A** and **miniDSP_D** power-up; if the miniDSP_A is used to complement miniDSP_D processing in the AIC3254, or vice-versa, then both the ADC and DAC channels must be powered.

When going into either Sleep or Standby mode, it is recommended to keep the master clock running until all steps are complete. Specific requirements are noted in Table 1.

Step	Description / Associated Register(s)		
	To ensure the headphone (HP) and line (LO) amplifiers are powered down correctly, their gain setting must be first set to -6dB. The register sequence below must be followed.		
1a. Configure amplifier gains to -6dB	Register(s): • p1_r16_b6-0 = 0111010b (HPL = -6dB, unmute) • p1_r17_b6-0 = 0111010b (HPR = -6dB, unmute) • p1_r18_b6-0 = 0111010b (LOL = -6dB, unmute) • p1_r19_b6-0 = 0111010b (LOR = -6dB, unmute) Flag(s): • p1_r63_b7 (HPL gain flag) • p1_r63_b6 (HPR gain flag) • p1_r63_b5 (LOL gain flag) • p1_r63_b4 (LOR gain flag) After setting all applicable amplifiers to -6dB, the MCU should wait for p1_r63 = 1111XXXXb, where 'X' denotes don't care.		

Table 1. Sleep and Standby Modes Configuration

All trademarks are the property of their respective owners.

Step	Description / Associated Register(s)
	The headphone (HP), line (LO), and mixer (MA) amplifiers should be powered off at this point. This state will reduce power consumption and prevent pops/clicks when configuring subsequent blocks. The register sequence below must be followed.
	Register(s):
	 p1_r16_b6-0 = 1111010b (HPL = -6dB, mute)
	 p1_r17_b6-0 = 1111010b (HPR = -6dB, mute)
	 p1_r18_b6-0 = 1111010b (LOL = -6dB, mute)
1b. Power down internal amplifiers	• p1_r19_b6-0 = 1111010b (LOR = -6dB, mute)
ampillers	 p1_r9_b5-0 = 000000b (power down HP/LO/MA)
	Flag(s):
	 p0_r37_b6 (LOL power status)
	• p0_r37_b5 (HPL power status)
	• p0_r37_b2 (LOR power status)
	 p0_r37_b1 (HPR power status)
	After powering down all amplifiers, the MCU should wait for $p0_r37 = X00XX00Xb$, where 'X' denotes don't care.
	The MicPGA input amplifier can be configured to ensure that the programmed gain flags (p1_r62_b1-0) are reset when the ADCs are powered down.
1c. Configure MicPGA	Register(s):
	 p1_r59_b7 = 0b (enable MicPGA_L gain control)
	 p1_r60_b7 = 0b (enable MicPGA_R gain control)
a. Set reference to automatic node SLEEP MODE ONLY)	In sleep mode, the internal reference circuit (by default) should be configured to automatically power down when all analog blocks are powered down.
	Register(s):
	 p1_r123_b2 = 0b (automatic REF power-up)
2b. Set reference to forced mode	In standby mode, the internal reference circuit should be forced on to allow for quick playback requests.
(STANDBY MODE ONLY)	Register(s):
·	 p1_r123_b2 = 1b (forced REF power-up)
	Before powering down the ADCs, ensure that the AGCs are disabled This condition should be accomplished by writing these registers in the order shown below.
	Register(s):
3. Disable AGCs	 p0_r87_b5-1 = 00000b (disable LAGC noise threshold)
	 p0_r95_b5-1 = 00000b (disable RAGC noise threshold)
	 p0_r86_b7 = 0b (disable LAGC)
	 p0_r94_b7 = 0b (disable RAGC)

Table 1. Sleep and Standby Modes Configuration (continued)



Step	Description / Associated Register(s)		
	Powering down both ADCs will shut down the internal modulators as well as the associated processing blocks, the miniDSP_A (AIC3254 only, if applicable), and the MicPGAs (if MA is powered down). To ensure that both ADCs are powered down, the respective associated flags can be read. The internal ADC_CLK must be active before powering down the ADCs. Therefore, the master clock source must not removed until these flags are cleared.		
4. Power down ADCs	Register(s):		
	 p0_r81_b7-6 = 00b (power down both ADCs) Flags(s): 		
	 p0_r36_b6 (LADC power status) 		
	 p0_r36_b2 (RADC power status) 		
	After powering down both ADCs, the MCU should wait for $p0_r36 = X0XXX0XXb$, where 'X' denotes don't care.		
	Powering down both DACs will shut down the internal modulators as well as the associated processing blocks and the miniDSP_D (AIC3254 only, if applicable). To ensure that both DACs are powered down, their associated flags can be read. The internal DAC_CLK mus be active before powering down the DACs. Therefore, the master clock source must not removed until these flags are cleared.		
5. Power down DACs	Register(s):		
	 p0_r63_b7-6 = 00b (power down both DACs) Flags(s): 		
	 p0_r37_b7 (LDAC power status) 		
	 p0_r37_b3 (RDAC power status) 		
	After powering down both DACs, the MCU should wait for $p0_r37 = 0XXX0XXXb$, where 'X' denotes don't care.		
	After powering down the DACs, the internal connections to the HP and LO amplifiers should be disabled.		
6 Disconnect output emplifier	Register(s):		
6. Disconnect output amplifier routing	 p1_r12_b3-0 = 0000b (HPL inputs disconnected) 		
-	• p1_r13_b4-0 = 00000b (HPR inputs disconnected)		
	 p1_r14_b4-0 = 00000b (LOL inputs disconnected) p1_r15_b3,1 = 0b (LOR inputs disconnected) 		
	Additional blocks should be powered down to save power.		
	Headset detection must be disabled when going into sleep mode.		
	Register(s): • p1_r51_b6 = 0b (power down MICBIAS)		
7. Power off additional blocks	 p1_r58_b7-2 = 000000b (disable weak bias for all inputs) 		
	 p0_r29_b2 = 0b (disable forced audio serial interface output) 		
	• $p0_r30_b7 = 0b$ (power off BCLK N divider)		
	 p0_r26_b7 = 0b (power off CLKOUT M divider) 		

Table 1. Sleep and Stand	by Modes Confi	guration (continued)
--------------------------	----------------	----------------------

Step	Description / Associated Register(s)		
	The PLL and its dividers are automatically powered down when there is no block that uses the clock tree (for example, ADCs, DACs, audio serial interface, and CLKOUT). However, it is recommended to power down these blocks manually.		
8. Power down clock generation	Register(s):		
tree	 p0_r19_b7 = 0b (power down MADC divider) 		
	 p0_r12_b7 = 0b (power down MDAC divider) 		
	 p0_r18_b7 = 0b (power down NADC divider) 		
	 p0_r11_b7 = 0b (power down NDAC divider) 		
	 p0_r5_b7 = 0b (power down PLL) 		
9a. Configure AVDD	To go into sleep, the AVDD and DVDD should be weakly connected and the analog block configuration bit set to '1' (OFF). To save additional power, the AVDD LDO (ALDO) can be shut down (if ALDO is used). If an external AVDD supply is provided it could be removed, if desired. DVDD should be present (externally or internally) to preserve internal memory contents.		
SLEEP MODE ONLY)	Register(s):		

• p1_r2_b3 = 1b (disable analog blocks)

• p1_r2_b0 = 0b (power down ALDO)

• p1_r1_b3 = 0b (enable weak AVDD to DVDD connection)

Table 1. Sleep and Standby Modes Configuration (continued)

Table 2 lists the steps to wake the device from both Sleep and Standby modes. Registers associated with Sleep mode are marked in blue.

When waking the device from either Sleep or Standby mode, it is recommended to provide a master clock and the Audio Serial Interface (ASI) bus before beginning the wake procedure. Specific requirements are noted in Table 2.

Step	Description / Associated Register(s)		
1a. Configure AVDD Supply	To wake up from sleep mode, the first step is to power up and configure the AVDD supply. Only power up the ALDO if the internal AVDD LDO is used. If using an external AVDD supply, ensure that the supply is connected before disabling the weak AVDD to DVDD connection.		
(SLEEP MODE ONLY)	Register(s):		
	 p1_r2_b0 = 1b (power up ALDO, if necessary) 		
	 p1_r1_b3 = 1b (disable weak AVDD to DVDD connection) 		
	 p1_r2_b3 = 0b (enable analog blocks) 		
	The clock generation tree may be used for several functional blocks of the AIC32x4.		
	Register(s):		
	 p0_r5_b7 = 1b (power up PLL) 		
2. Power up clock generation tree	 p0_r18_b7 = 1b (power up NADC divider; see ⁽¹⁾) 		
	 p0_r11_b7 = 1b (power up NDAC divider; see ⁽¹⁾) 		
	 p0_r19_b7 = 1b (power up MADC divider) 		
	 p0_r12_b7 = 1b (power up MDAC divider) 		
	If desired, special functions blocks can be powered in this step. When operating the audio serial interface (ASI) bus in master mode (that is, BCLK and WCLK are outputs), the associated pins are in high impedance state until an ADC or DAC is powered up unless overridden in p0_r29_b2. MCLK should be provided at this moment if any block depends on its clock (such as ASI or CLKOUT).		
	Register(s):		
	 p1_r51_b6 = 1b (power up MICBIAS, if desired) 		
3. Power up functional blocks (optional)	 p1_r58_b7-2 = xxxxxxb (enable weak bias for analog inputs, if desired) 		
	 p0_r29_b2 = 1b (enable forced ASI output, if desired) 		
	 p0_r30_b7 = 1b (power up BCLK N divider, for ASI master mode) 		
	 p0_r26_b7 = 1b (power up CLKOUT M divider, if desired) 		
	 p0_r67_b7 = 1b (enable headset detection, if desired) 		
	• p0_r86_b7 = 1b (enable LAGC, if desired)		
	 p0_r94_b7 = 1b (enable RAGC, if desired) 		
	In this step, the ADC channel input source can be selected. If using the analog inputs, the MicPGA input connections should be configured. The digital microphone pin configuration can also be configured, otherwise.		
4. Configure ADC channel routing	Register(s):		
(unless previously configured)	 p1_r52_b7-0 = xxxxxxxb (MicPGA_LP routing) 		
	 p1_r54_b7-0 = xxxxxxxb (MicPGA_LM routing) 		
	 p1_r55_b7-0 = xxxxxxxb (MicPGA_RP routing) 		
	 p1_r57_b7-0 = xxxxxxxb (MicPGA_RM routing) 		
	The output amplifiers should be configured in this step.		
	Register(s):		
5. Configure output amplifier routing	 p1_r12_b3-0 = xxxxb (configure HPL inputs) 		
o. compare output amplifier routing	 p1_r13_b4-0 = xxxxxb (configure HPR inputs) 		
	 p1_r14_b4-0 = xxxxxb (configure LOL inputs) 		
	 p1_r15_b3,1 = xb (configure LOR inputs) 		

Table 2. Wake U	Jp from Slee	p and Standb	y Modes	Configuration
-----------------	--------------	--------------	---------	---------------

⁽¹⁾ In cases where miniDSP synchronization (p0_r60_b7 = 1 in AIC3254) is required, NDAC must be powered at Step #8 and NADC can remain off.

www	.ti.com

Step	Description / Associated Register(s)		
6. Power up ADCs	Once an ADC channel is powered, the clock generation tree will be activated unless another block that depends on the clock generation tree is already powered. Powering up an ADC will power the internal modulator as well as the associated processing blocks, the miniDSP_A (AIC3254 only, if applicable) and the MicPGAs (if MA is powered up or analog inputs are routed).		
	The master clock and audio serial interface (ASI) bus should be active at this point.		
	Register(s):		
	• p0_r81_b7-6 = 11b (power up both ADCs)		
7. Power up DACs	Once a DAC channel is powered, the clock generation tree will be activated unless another block that depends on the clock generation tree is already powered. Powering up a DAC will power the internal modulator as well as the associated processing blocks and the miniDSP_D (AIC3254 only, if applicable).		
7. Power up DACS	The master clock and audio serial interface (ASI) bus should be active at this point.		
	Register(s):		
	 p0_r63_b7-6 = 11b (power up both DACs) 		
	To guarantee miniDSP synchronization (if $p0_r60_b7 = 1$), NDAC should be powered at this point. The sync mode should be used when passing data between miniDSP_A and miniDSP_D.		
8. Power up NDAC (sync mode)	Whenever p0_r60_b7 = 1, IDAC = IADC = MDAC * DOSR = MADC * AOSR.		
	Register(s):		
	 p0_r11_b7 = 1b (power up NDAC divider) 		
	To prevent clicks/pop when powering the NDAC divider, the headphone (HP), line (LO) and/or mixer (MA) amplifiers can be powered at this point. Before powering the amplifiers, set the desired gain setting and un-mute.		
	Register(s):		
9. Power up internal amplifiers	 p1_r16_b6-0 = 0xxxxxxb (HPL = xdB, unmute) 		
	 p1_r17_b6-0 = 0xxxxxxb (HPR = xdB, unmute) 		
	 p1_r18_b6-0 = 0xxxxxxb (LOL = xdB, unmute) 		
	 p1_r19_b6-0 = 0xxxxxxb (LOR = xdB, unmute) 		
	 p1_r9_b5-0 = xxxxxb (power up HP/LO/MA) 		
	After powering ADCs, DACs and amplifiers, wait for the applicable flags to set to '1'.		
	Flags(s):		
	 p0_r36_b7 (LADC gain flag) 		
	 p0_r36_b6 (LADC power status) 		
	• p0_r36_b3 (RADC gain flag)		
	• p0_r36_b2 (RADC power status)		
10. Wait for ADCs, DACs and amplifiers to power up	• p0_r37_b6 (LOL power status)		
te better ob	 p0_r37_b5 (HPL power status) p0_r37_b2 (LOR power status) 		
	 p0_r37_b2 (LOR power status) p0_r37_b1 (HPR power status) 		
	 p0_r37_b7 (LDAC power status) 		
	 p0_r37_b3 (RDAC power status) 		
	• p0_r38_b4 (LDAC gain flag)		

Table 2. Wake Up from Sleep and Standby Modes Configuration (continued)

2 References

6

For more information about these two operating modes for these devices, refer to the respective product data sheet (available for download at <u>www.ti.com</u>).

TLV320AIC3204 product data sheet. Literature number <u>SLOS602</u>. TLV320AIC3254 product data sheet. Literature number <u>SLAS549</u>.



3 Appendix A: Example Sleep Mode Script

It should be noted that, in the end system, the PLL, clock dividers, and other values will differ from this script. It is suggested to use bit-wise operators to mask unrelated bits (see Table 1).

Example 1. Sleep Mode Script

```
-- TABLE 1, STEP 1a: Configure amplifier gains to -6dB
#
w 30 00 01 # Switch to Page 1
w 30 10 3A \# HPL = -6dB, unmuted
w 30 11 3A \# HPR = -6dB, unmuted
w 30 12 3A \# LOL = -6dB, unmuted
w 30 13 3A \# LOR = -6dB, unmuted
# f 30 3F 1111xxxx # Wait for p1_r63_b7-b4 to set
# -- TABLE 1, STEP 1b: Power down internal amplifiers
w 30 10 7A \# HPL = -6dB, muted
w 30 11 7A # HPR = -6dB, muted
w 30 12 7A \# LOL = -6dB, muted
w 30 13 7A # LOR = -6dB, muted
w 30 09 00 # Power off HP/LO/MA amps
w 30 00 00 # Switch to Page 0
# f 30 25 x00xx00x # Wait for p0_r37_b6-5/2-1 to clear
# -- TABLE 1, STEP 1c: Configure MicPGA
w 30 00 01 # Switch to Page 1
w 30 3B 00 # Set MicPGA L Gain D7 = 0
w 30 3C 00 # Set MicPGA R Gain D7 = 0
# -- TABLE 1, STEP 2a: Set reference to automatic mode
w 30 7b 01 # Set the REF charging time to 40ms (automatic)
# -- TABLE 1, STEP 3: Disable AGCs
w 30 00 00 # Switch to Page 0
w 30 57 00 # Disable LAGC noise gate
w 30 56 00 # Disable LAGC
w 30 5f 00 # Disable RAGC noise gate
w 30 5e 00 # Disable RAGC
# -- TABLE 1, STEP 4: Power off ADCs
w 30 51 00 # Power off LADC/RADC
# f 30 24 x0xxx0xx # Wait for p0_r36_b6/b2 to clear
# -- TABLE 1, STEP 5: Power off DACs
w 30 3F 14 # Power off LDAC/RDAC
# f 30 25 0xxx0xxx # Wait for p0_r37_b7/3 to clear
# -- TABLE 1, STEP 6: Disconnect all output amplifier routings
w 30 00 01 # Switch to Page 1
w 30 OC 00 # Disconnect HPL routings
w 30 0D 00 # Disconnect HPR routings
w 30 OE 00 # Disconnect LOL routings
w 30 OF 00 # Disconnect LOR routings
# -- TABLE 1, STEP 7: Power off additional blocks
w 30 33 00 # Power off MICBIAS
w 30 3A 00 # Disable weak input common mode
w 30 00 00 # Switch to Page 0
w 30 1D 00 # Disable forced ASI output
w 30 1A 01 # Power down CDIV_CLKIN M divider
w 30 1E 01 # Power down BCLK N divider
w 30 43 00 # Disable headset detection
# -- TABLE 1, STEP 8: Power off clock generation tree
w 30 13 08 # Power down MADC = 8
w 30 0C 08 \# Power down MDAC = 8
w 30 12 02 # Power down NADC = 2
w 30 OB 02 # Power down NDAC = 2
w 30 05 11 # Power down PLL
# -- TABLE 1, STEP 9a: Configure AVDD
w 30 00 01 # Switch to Page 1
w 30 02 09 # Disable Master Analog Power Control (write 0x08 if using external AVDD)
w 30 01 00 # Enable weak AVDD to DVDD connection
w 30 02 08 # Power down ALDO (skip if using external AVDD)
```



4 Appendix B: Example Wake Up from Sleep Script

The script below assumes that analog inputs (already pre-configured) are desired for the ADC channel and headphone and line outputs are used for the DAC channel. It also assumes that the AVDD LDO is used. The commands shown in blue color should be modified if AVDD is supplied externally

This script is organized to support miniDSP sync mode requirements (that is, NDAC powered after ADC/DAC power up). It should be noted that in the end system, the PLL, clock dividers, and other values will differ from this script. It is suggested to use bit-wise operators to mask unrelated bits (see Table 2).

Example 2. Wake Up from Sleep Script

```
# -- TABLE 2, STEP 1a: Configure AVDD Supply
w 30 00 01 # Switch to Page 1
w 30 02 09 # Power up ALDO
w 30 01 08 # Disable weak AVDD to DVDD connection
w 30 02 01 # Keep ALDO Powered, enable master analog power control
# -- TABLE 2, STEP 2: Power up clock generation tree
w 30 00 00 # Switch to Page 0
w 30 05 91 # Power up PLL
w 30 12 02 # Keep NADC = 2, powered down for sync mode
w 30 13 88 # Power up MADC = 8
w 30 OC 88 # Power up MDAC = 8
# -- TABLE 2, STEP 5: Configure output amplifier routing
w 30 00 01 # Switch to Page 1
w 30 OC 08 # Re-connect LDAC P to HPL
w 30 0D 08 # Re-connect RDAC_P to HPR
w 30 OE 08 # Re-connect LDAC_P to LOL
w 30 OF 08 # Re-connect RDAC_P to LOR
# -- TABLE 2, STEP 6: Power up ADCs
w 30 00 00 # Switch to Page 0
w 30 51 C0 # Power up LADC/RADC
# -- TABLE 2, STEP 7: Power up DACs
w 30 3F D4 # Power up LDAC/RDAC
# -- TABLE 2, STEP 8: Power up NDAC
w 30 0b 82 # Power up NDAC = 2, sync mode
# -- TABLE 2, STEP 9: Power up internal amplifiers
w 30 00 01 # Switch to Page 1
w 30 10 00 \# HPL = 0dB, unmuted
w 30 11 00 # HPR = 0dB, unmuted
w 30 12 00 # LOL = 0dB, unmuted
w 30 13 00 # LOR = 0dB, unmuted
w 30 09 3c # Power HPs/LOs
\# -- TABLE 2, STEP 10: Wait for ADCs, DACs and amplifiers to power up
w 30 00 00 # Switch to Page 0
# f 30 24 11xx11xx # Wait for p0_r36_b7-6/3-2 to set
# f 30 25 1xxx1xxx # Wait for p0_r37_b7/3 to set
# f 30 26 xxx1xxx1 # Wait for p0_r38_b4/0 to set
# f 30 25 x11xx11x # Wait for p0_r37_b6-5/2-1 to set
```



5 Appendix C: Example Standby Mode Script

It should be noted that, in the end system, the PLL, clock dividers, and other values will differ from this script. It is suggested to use bit-wise operators to mask unrelated bits (see Table 1).

Example 3. Standby Mode Script

```
# -- TABLE 1, STEP 1a: Configure amplifier gains to -6dB
w 30 00 01 # Switch to Page 1
w 30 10 3A \# HPL = -6dB, unmuted
w 30 11 3A \# HPR = -6dB, unmuted
w 30 12 3A \# LOL = -6dB, unmuted
w 30 13 3A \# LOR = -6dB, unmuted
# f 30 3F 1111xxxx # Wait for p1_r63_b7-b4 to set
# -- TABLE 1, STEP 1b: Power down internal amplifiers
w 30 10 7A \# HPL = -6dB, muted
w 30 11 7A # HPR = -6dB, muted
w 30 12 7A \# LOL = -6dB, muted
w 30 13 7A # LOR = -6dB, muted
w 30 09 00 # Power off HP/LO/MA amps
w 30 00 00 # Switch to Page 0
# f 30 25 x00xx00x # Wait for p0_r37_b6-5/2-1 to clear
# -- TABLE 1, STEP 1c: Configure MicPGA
w 30 00 01 # Switch to Page 1
w 30 3B 00 # Set MicPGA_L Gain D7 = 0
w 30 3C 00 # Set MicPGA R Gain D7 = 0
# -- TABLE 1, STEP 2b: Set reference to forced mode
w 30 7b 05 # Force REF charging time to 40ms
# -- TABLE 1, STEP 3: Disable AGCs
w 30 00 00 # Switch to Page 0
w 30 57 00 # Disable LAGC noise gate
w 30 56 00 # Disable LAGC
w 30 5f 00 # Disable RAGC noise gate
w 30 5e 00 # Disable RAGC
# -- TABLE 1, STEP 4: Power off ADCs
w 30 51 00 # Power off LADC/RADC
# f 30 24 x0xxx0xx # Wait for p0_r36_b6/b2 to clear
# -- TABLE 1, STEP 5: Power off DACs
w 30 3F 14 # Power off LDAC/RDAC
# f 30 25 0xxx0xxx # Wait for p0_r37_b7/3 to clear
# -- TABLE 1, STEP 6: Disconnect all output amplifier routings
w 30 00 01 # Switch to Page 1
w 30 OC 00 # Disconnect HPL routings
w 30 0D 00 # Disconnect HPR routings
w 30 OE 00 # Disconnect LOL routings
w 30 OF 00 # Disconnect LOR routings
# -- TABLE 1, STEP 7: Power off additional blocks
w 30 33 00 # Power off MICBIAS
w 30 3A 00 # Disable weak input common mode
w 30 00 00 # Switch to Page 0
w 30 1D 00 # Disable forced ASI output
w 30 1A 01 # Power down CDIV_CLKIN M divider
w 30 1E 01 # Power down BCLK N divider
w 30 43 00 # Disable headset detection (unless needed)
# -- TABLE 1, STEP 8: Power off clock generation tree
w 30 13 08 # Power down MADC = 8
w 30 0C 08 # Power down MDAC = 8
w 30 12 02 # Power down NADC = 2
w 30 OB 02 # Power down NDAC = 2
w 30 05 11 # Power down PLL
```



Appendix D: Example Wake Up from Standby Script

6 Appendix D: Example Wake Up from Standby Script

The script below assumes that analog inputs (already pre-configured) are desired for the ADC channel and headphone and line outputs are used for the DAC channel.

This script is organized to support miniDSP sync mode requirements (that is, NDAC powered after ADC/DAC power up). It should be noted that in the end system, the PLL, clock dividers, and other values will differ from this script. It is suggested to use bit-wise operators to mask unrelated bits (see Table 2).

Example 4. Wake Up from Standby Script

```
# -- TABLE 2, STEP 2: Power up clock generation tree
w 30 00 00 # Switch to Page 0
w 30 05 91 # Power up PLL
w 30 12 02 # Keep NADC = 2, powered down for sync mode
w 30 13 88 # Power up MADC = 8
w 30 OC 88 # Power up MDAC = 8
# -- TABLE 2, STEP 5: Configure output amplifier routing
w 30 00 01 # Switch to Page 1
w 30 OC 08 # Re-connect LDAC_P to HPL
w 30 0D 08 # Re-connect RDAC_P to HPR
w 30 OE 08 \# Re-connect LDAC_P to LOL
w 30 OF 08 # Re-connect RDAC_P to LOR
# -- TABLE 2, STEP 6: Power up ADCs
w 30 00 00 # Switch to Page 0
w 30 51 CO # Power up LADC/RADC
# -- TABLE 2, STEP 7: Power up DACs
w 30 3F D4 # Power up LDAC/RDAC
# -- TABLE 2, STEP 8: Power up NDAC
w 30 0b 82 # Power up NDAC = 2, sync mode
# -- TABLE 2, STEP 9: Power up internal amplifiers
w 30 00 01 # Switch to Page 1
w 30 10 00 # HPL = 0dB, unmuted
w 30 11 00 # HPR = 0dB, unmuted
w 30 12 00 # LOL = 0dB, unmuted
w 30 13 00 # LOR = 0dB, unmuted
w 30 09 3c # Power HPs/LOs
# -- TABLE 2, STEP 10: Wait for ADCs, DACs and amplifiers to power up
w 30 00 00 # Switch to Page 0
# f 30 24 11xx11xx # Wait for p0_r36_b7-6/3-2 to set
# f 30 25 1xxx1xxx # Wait for p0_r37_b7/3 to set
# f 30 26 xxx1xxx1 # Wait for p0_r38_b4/0 to set
# f 30 25 x11xx11x # Wait for p0_r37_b6-5/2-1 to set
```



Page

Page

Revision History

Changes from A Revision (July 2013) to B Revision

• Changed text From: MCU should wait for p1_r63 = 0000XXXXb To:MCU should wait for p1_r63 = 1111XXXXb 1

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision History

Changes from Original (October 2010) to A Revision

•	Changed Step 1 of Table 1	1
•	Changed Step 5 of Table 1	3
•	Changed Step 9 of Table 2	6
•	Added Step 10 to Table 2	6
•	Changed Step 1 of the Sleep Mode Script	7
•	Changed Step 5 of the Sleep Mode Script	7
•	Changed Step 9 of the Wake Up from Sleep Script	8
•	Added Step 10 to the Wake Up from Sleep Script	8
•	Changed Step 1 of the Standby Mode Script	9
•	Changed Step 5 of the Standby Mode Script	9
•	Changed Step 9 of the Wake Up from Standby Script	10
•	Added Step 10 to the Wake Up from Standby Script	10

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated