

# Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Moshiul Haque and Ernest Cox

Standard Linear & Logic

#### ABSTRACT

CMOS devices have a high input impedance, high gain, and high bandwidth. These characteristics are similar to ideal amplifier characteristics and, hence, a CMOS buffer or inverter can be used in an oscillator circuit in conjunction with other passive components. Now, CMOS oscillator circuits are widely used in high-speed applications because they are economical, easy to use, and take significantly less space than a conventional oscillator. Among the CMOS devices, the unbuffered inverter ('U04) is widely used in oscillator applications. This application report discusses the performance of some TI 'U04 devices in a typical crystal-oscillator circuit.

#### Contents

1	Introduction	. 3
2	Theory of Oscillators	. 3
	2.1 Characteristics of Crystals	. 3
3	Buffered and Unbuffered CMOS Inverters in Oscillator Circuits	. 6
4	Characteristics of a CMOS Unbuffered Inverter	. 7
	4.1 Open-Loop Gain	. 7
	4.2 V <sub>O</sub> vs V <sub>1</sub>	
	4.3 $I_{CC}$ vs $V_1$	
	4.4 Variation of Duty Cycle With Temperature	10
5	Characteristics of LVC1404	
6	Practical Oscillator Circuits	12
	6.1 Selection of Resistors and Capacitors	13
	6.1.1 R <sub>F</sub>	13
	6.1.2 R <sub>S</sub>	
	6.1.3 $C_1$ and $C_2$	
7	Practical Design Tips	
App	endix A. Laboratory Setup	
	A.1 Laboratory Setup to Measure Open-Loop-Gain Characteristics	18
	A.2 Laboratory Setup to Measure I <sub>CC</sub> vs V <sub>I</sub> Characteristics	18
Арр	pendix B. LVC1GU04 in Crystal-Oscillator Applications	19
	B.1 LVC1GU04 in 25-MHz Crystal-Oscillator Circuit	19
	B.2 LVC1GU04 in 10-MHz Crystal-Oscillator Circuit	20
	B.3 LVC1GU04 in 2-MHz Crystal-Oscillator Circuit	21
	B.4 LVC1GU04 in 100-kHz Crystal-Oscillator Circuit	22

Trademarks are the property of their respective owners.



Appendix C. LVC1404 in Crystal-Oscillator Applications	23
C.1 LVC1404 in 25-MHz Crystal-Oscillator Circuit	23
C.2 LVC1404 in 100-kHz Crystal-Oscillator Circuit	24

#### List of Figures

1	Oscillator
2	Electrical-Equivalent Circuit of a Crystal
3	Pierce Oscillator Using CMOS Inverter
4	Open-Loop-Gain Characteristics of LVC1GU04
5	Open-Loop-Gain Characteristics of AHC1GU04
6	Open-Loop-Gain Characteristics of AUC1GU047
7	V <sub>O</sub> vs V <sub>I</sub> Characteristics of LVC1GU047
8	V <sub>O</sub> vs V <sub>I</sub> characteristics of AHC1GU04
9	V <sub>O</sub> vs V <sub>I</sub> Characteristics of AUC1GU04
10	I <sub>CC</sub> vs V <sub>I</sub> Characteristics of LVC1GU04
11	I <sub>CC</sub> vs V <sub>I</sub> Characteristics of AHC1GU04 10
12	I <sub>CC</sub> vs V <sub>I</sub> Characteristics of AUC1GU04
13	Duty-Cycle Variation in LVC1GU04
14	Duty-Cycle Variation in AHC1GU04 11
15	Duty–Cycle Variation in AUC1GU04
16	Pinout Diagram for LVC1404 11
17	Logic Diagram of LVC1404
18	Open-Loop-Gain Characteristics of LVC1404 12
19	Pierce Oscillator Circuit Using Unbuffered CMOS Inverter
20	Effect of R <sub>S</sub> on Oscillator Waveform (No Load)
21	Effect of $R_S$ on Oscillator Waveform ( $R_L = 1 \text{ k}\Omega$ )
22	Effect of R <sub>S</sub> on the Frequency Response of Feedback Network
23	Effect of R <sub>S</sub> on the Phase Response of Feedback Network
24	Oscillator Circuit Using a Schmitt-Trigger Input Inverter
A-1	Open-Loop-Gain Measurement Setup
A-2	I <sub>CC</sub> vs V <sub>I</sub> Measurement Setup
B-1	Effect of $R_S$ on Duty Cycle and $I_{CC}$ (Frequency = 25 MHz)
B-2	Effect of $R_S$ on Duty Cycle and $I_{CC}$ (Frequency = 10 MHz)
B-3	Effect of $R_S$ on Duty Cycle and $I_{CC}$ (Frequency = 2 MHz)
B-4	Effect of $R_S$ on Duty Cycle and $I_{CC}$ (Frequency = 100 kHz)
C-1	Output Waveform of Oscillator Circuit Using LVC1404 (Frequency = 25 MHz) 23
C-2	Output Waveform of Oscillator Circuit Using LVC1404 (Frequency = 100 kHz) 24

#### List of Tables

B-1	Effect of R <sub>S</sub> on Duty Cycle and I <sub>CC</sub> (Frequency = 25 MHz)	19
B-2	Effect of R <sub>S</sub> on Duty Cycle and I <sub>CC</sub> (Frequency = 10 MHz)	20
B-3	Effect of R <sub>S</sub> on Duty Cycle and I <sub>CC</sub> (Frequency = 2 MHz)	21
B-4	Effect of R <sub>S</sub> on Duty Cycle and I <sub>CC</sub> (Frequency = 100 kHz)	22

### 1 Introduction

Resistors, inductors, capacitors, and an amplifier with high gain are the basic components of an oscillator. In designing oscillators, instead of using discrete passive components (resistors, inductors, and capacitors), crystal oscillators are a better choice because of their excellent frequency stability and wide frequency range. A crystal basically is an RLC network that has a natural frequency of resonance.

### 2 Theory of Oscillators

In principle, an oscillator can be composed of an amplifier, A, with voltage gain, a, and phase shift,  $\alpha$ , and a feedback network, F, with transfer function, f, and phase shift,  $\beta$  (see Figure 1).




Figure 1. Oscillator

For  $|f| \times |\alpha| \ge 1$  the oscillating condition is fulfilled, and the system works as an oscillator.

f and a are complex quantities; consequently, it is possible to derive from equation 1

$$|f| \times |\alpha| \times \exp[j(\alpha + \beta) \ge 1]$$
(1)

the amplitude

 $|f| \times |\alpha| \ge 1 \tag{2}$ 


and the phase

$$(\alpha + \beta) = 2 \times \pi \tag{3}$$

To oscillate, these conditions of amplitude and phase must be met. These conditions are known as the Barkhausen criterion. The closed-loop gain should be  $\geq 1$ , and the total phase shift of 360 degrees is to be provided.

#### 2.1 Characteristics of Crystals

Figure 2 is an electrical-equivalent circuit of a quartz crystal.





The quantities C and L are determined by the mechanical characteristics of the crystal; R is the resistance of the resonant circuit at the series resonance, and  $C_0$  represents the capacitance of the leads and electrodes.  $C_0$  is much larger than C and is affected by the stray capacitances of the final circuit. Because R is negligible, the impedance of this circuit is given by equation 4.

$$Z = \frac{j}{\omega} \times \frac{\omega^2 L C - 1}{(C_o + C) - (\omega^2 L C C_o)}$$
(4)

A series-resonance frequency is attained when the impedance, Z, approaches 0,  $Z \rightarrow 0$ 

$$f_{ser} = \frac{1}{2\pi\sqrt{LC}}$$
(5)

A parallel-resonance frequency is attained when the impedance, Z, approaches  $\infty$ , Z  $\rightarrow \infty$ 

$$f_{par} = f_{ser} \sqrt{1 + \frac{C}{C_o}}$$
(6)

An oscillator circuit using the parallel resonance mode of the crystal is less stable than the equivalent circuit using the series resonance, because of the dependence on the external circuit parameter. For series resonance, the crystal appears as a series-resonant resistance, R. For parallel resonance, the crystal appears as an inductive load.

In the oscillator circuit, the crystal acts as the feedback network. For proper operation, the input impedance of the amplifier should be well matched to the low series-resonant resistance of the crystal. For HCMOS devices, because of the high input impedance, a crystal operated in series resonance would be completely mismatched. The solution is to operate the crystal in parallel-resonance mode. But, parallel resonance has a poor frequency response compared to series resonance because of the dependence on  $C_0$  (stray capacitance or circuit capacitance). Connecting a capacitance in parallel ( $C_P$ ) with the crystal can reduce the influence of  $C_0$  on the parallel-resonance frequency. From the equation of the parallel-resonance frequency

$$f_{par} = \frac{1}{2\pi \sqrt{LC}} \sqrt{1 + \frac{C}{C_{p} + C_{o}}}$$
(7)

By choosing  $C_P > C_0$  ( $C_0$  is approximately 3 pF to 5 pF, and  $C_P$  typically is 30 pF).

C<sub>P</sub> >> C (C is in the range of femtofarads)

$$f_{par} \approx \frac{1}{2\pi\sqrt{LC}}$$
(8)

Now, the parallel-resonance frequency is approximately equal to the series-resonance frequency.

A popular application of the parallel-resonance circuit is the Pierce oscillator circuit (see Figure 3) in which the parallel combination of  $C_1$  and  $C_2$  constitutes  $C_P$ .

$$C_{P} = \frac{C_{1}C_{2}}{C_{1} + C_{2}}$$
(9)

 $C_1$  and  $C_2$  form a capacitor voltage divider that determines the degree of feedback. The feedback factor is given by

$$f = \frac{C_1}{C_2}$$
(10)  
$$R_F$$
  
CMOS Inverter  
$$CMOS Inverter$$
  
$$CMOS Inverter$$
  
$$C_1$$
  
$$C_1$$
  
$$C_1$$
  
$$C_2$$

Figure 3. Pierce Oscillator Using CMOS Inverter

The optimal value for  $C_p$  determines the quality and frequency stability of the crystal oscillator. Usually, the crystal manufacturer's data sheet specifies the recommended load for the crystal ( $C_L$ ).  $C_p$  represents the load for the crystal, and this should be equal to  $C_L$ , as specified in the crystal manufacturer's data sheet.

In an oscillator circuit, the CMOS inverter operates in the linear mode and works as an amplifier. The phase shift provided by the inverter is 180 degrees. To meet the oscillating condition, the crystal oscillator must provide an additional 180 degrees of phase shift. If  $C_1 = C_2$ , current through them is identical and 180 degrees out of phase from each other. Hence, for  $C_1 = C_2$ , the crystal provides a phase shift of 180 degrees.

The feedback resistor modifies the input impedance of the CMOS inverter. For an inverter with an open-loop gain much higher than 1, the input impedance becomes

$$Z_i = \frac{R_F}{\alpha} \tag{11}$$

The parallel-resonance resistance of the crystal is modified by the load capacitor, C<sub>p</sub>.

$$R_{p} = \frac{1}{R\omega^{2} (C_{o} + C_{p})^{2}}$$
(12)

Rp should match the input impedance of the CMOS inverter. For example, if a crystal oscillator has the following parameters:

$$C_{p} = C_{L} = 30 \text{ pF}$$

$$C_{o} = 7 \text{ pF}$$

$$R = 80 \ \Omega \text{ at 5 MHz}$$

$$R_{p} = \frac{1}{\left[80 \times (2 \times \pi \times 5 \times 10^{6})^{2} \times (30 \times 10^{-12} + 7 \times 10^{-12})^{2}\right]}$$
(13)

From the calculation

$$R_{
ho} pprox 10 \ k\Omega$$

R<sub>p</sub> should be equal to Z<sub>i</sub>, i.e.,

$$Z_{i} = R_{p} = 10 \ k\Omega$$
$$Z_{i} = \frac{R_{F}}{\alpha} = 10 \ k\Omega$$
$$Z_{i} = \frac{R_{F}}{\alpha} = 10 \ k\Omega$$

$$R_F = 10 \ k\Omega \times \alpha$$

For a CMOS inverter with an open-loop gain, a = 100, the value of the feedback resistor is calculated as:

 $R_{F} = 10000 \times 100 = 1 \times 10^{6} = 1 M\Omega$ 

(14)

By using a feedback resistor of 1 M $\Omega$ , successful oscillation can be accomplished. In practical applications, the value of the feedback resistor usually will be greater than 1 M $\Omega$  in order to attain higher input impedance, so the crystal can easily drive the inverter.

#### 3 Buffered and Unbuffered CMOS Inverters in Oscillator Circuits

Unbuffered inverters have a single inverting stage, and the gain of this type of inverter is in the range of hundreds. Buffered inverters have more than one stage, and the gain is in the range of several thousand. In the buffered inverter, power consumption usually is less than in the unbuffered inverter, because the first and the second inverter stages consume significantly less power-supply current than the output stage. Because the first stage remains in linear mode during oscillation, a buffered inverter consumes less power than an unbuffered inverter. Both buffered and unbuffered inverters can be used for oscillator applications, with only slight design changes. Because the gain of buffered inverters is very high, they are sensitive to parameter changes in the oscillator circuit and are less stable than unbuffered inverters.

### 4 Characteristics of a CMOS Unbuffered Inverter

The choice of a CMOS inverter for oscillator applications depends on various factors, for example open-loop gain, power consumption, duty-cycle variation with temperature, etc. In the following paragraphs, some of these characteristics of TI CMOS inverters that are critical in selecting an inverter for oscillator application are described.

#### 4.1 Open-Loop Gain

A CMOS inverter is used as a linear amplifier in oscillator applications and, similar to a conventional amplifier, their open-loop gain is a critical characteristic. The bandwidth of an inverter decreases as the operating voltage decreases. The open-loop gain of the LVC1GU04, AHC1GU04, and AUC1GU04 is shown in Figures 4, 5, and 6.




Figure 4. Open-Loop Gain Characteristics of LVC1GU04




Figure 5. Open-Loop Gain Characteristics of AHC1GU04




Figure 6. Open-Loop Gain Characteristics of AUC1GU04

#### 4.2 V<sub>O</sub> vs V<sub>I</sub>

 $V_O$  vs  $V_I$  characteristics can be used to determine the bias point of the inverter. In the oscillator application, the inverter operates in the linear mode or in the transition region. The transition region is defined as the region where the slope of the curve is maximum. For example, for the LVC1GU04, the region is between 2 V and 2.5 V for  $V_{CC} = 5$  V. A device with a higher open-loop gain will have a narrower transition region compared to the transition region of a device with lower open-loop gain.  $V_O$  vs  $V_I$  characteristics of the LVC1GU04, AHC1GU04, and AUC1GU04 are shown in Figures 7, 8, and 9.




Figure 7. V<sub>O</sub> vs V<sub>I</sub> Characteristics of LVC1GU04




Figure 8. V<sub>O</sub> vs V<sub>I</sub> Characteristics of AHC1GU04




Figure 9. V<sub>O</sub> vs V<sub>I</sub> Characteristics of AUC1GU04

#### 4.3 I<sub>CC</sub> vs V<sub>I</sub>

 $I_{CC}$  vs  $V_I$  characteristics of the LVC1GU04, AHC1GU04, and AUC1GU04 are shown in Figures 10, 11, and 12. This characteristic determines the dynamic power consumption of the inverter in the oscillator circuit. The setup is shown in Appendix A. Due to the 1-k $\Omega$  load,  $I_{CC}$  is high when  $V_I$  is 0.




Figure 10. I<sub>CC</sub> vs V<sub>I</sub> Characteristics of LVC1GU04




Figure 11. I<sub>CC</sub> vs V<sub>I</sub> Characteristics of AHC1GU04




Figure 12. I<sub>CC</sub> vs V<sub>I</sub> Characteristics of AUC1GU04

#### 4.4 Variation of Duty Cycle With Temperature

One of the primary concerns in the oscillator application is the variation of duty cycle with temperature. For example, in the clock-pulse generator circuits, too much variation of the duty cycle with the temperature is not permitted. Figures 13, 14, and 15 show the variation of duty cycle with temperature for the LVC1GU04, AHC1GU04, and AUC1GU04.




Figure 13. Duty-Cycle Variation in LVC1GU04




Figure 14. Duty-Cycle Variation in AHC1GU04




Figure 15. Duty-Cycle Variation in AUC1GU04

### 5 Characteristics of LVC1404

The TI LVC1404 is a dual inverter gate that is very suitable for oscillator applications. This device has a wide  $V_{CC}$  range and can be used for a wide range of frequencies. The device has both unbuffered and buffered outputs. Figure 16 shows the pinout diagram and Figure 17 shows the logic diagram for LVC1404.




Figure 16. Pinout Diagram for LVC1404

As shown in Figure 17, XIN is connected to an unbuffered inverter, and the output of this inverter (XOUT) is connected to the input of another inverter to get a clean rail-to-rail signal and to provide sufficient drive capability. The crystal is connected between the XIN and XOUT.

TEXAS INSTRUMENTS




Figure 17. Logic Diagram of LVC1404

Figure 18 shows the open-loop-gain characteristics of the unbuffered inverter of the LVC1404 (i.e., between XIN and XOUT). The device provides a high gain over a wide range of frequencies.




Figure 18. Open-Loop-Gain Characteristics of LVC1404

### 6 Practical Oscillator Circuits

Figure 19 shows an example of an oscillator circuit that uses a 16-pF, 25-MHz crystal and an unbuffered inverter, LVC1GU04. In actual applications, the passive components may require adjustment to get the desired oscillation. For example,  $C_1$  and  $C_2$  can be adjusted to take into consideration the input and output capacitance of the LVC1GU04 and the desired duty cycle of oscillation.

Appendixes B and C show the performance of TI's LVC1GU04 and LVC1404 devices in this Pierce crystal-oscillator circuit.




Figure 19. Pierce Oscillator Circuit Using Unbuffered CMOS Inverter

#### 6.1 Selection of Resistors and Capacitors

Selection of resistors and capacitors depends on various factors, such as inverter gain, frequency stability, power consumption, crystal characteristics, startup time, etc. Several trial-and-error methods may be needed to find optimum values for these resistors and capacitors. The effects of these components are discussed in the following paragraphs.

#### 6.1.1 R<sub>F</sub>

 $R_F$  is the feedback resistor of the CMOS inverter and it biases the inverter in its linear region. The chosen value of  $R_F$  is sufficiently large so that the input impedance of the inverter and the crystal can be matched. Usually, the value chosen is between 1 M $\Omega$  and 10 M $\Omega$ .

#### 6.1.2 R<sub>S</sub>

 $R_S$  isolates the output of the inverter from the crystal and prevents spurious high-frequency oscillation, so that a clean waveform can be obtained. The optimum value of  $R_S$  depends on the frequency of operation and the required stability.

The minimum value of  $R_S$  depends on the recommended power consumption of the crystal. Crystal manufacturers usually specify a recommended value of  $R_S$  in the crystal data sheet. Using a value lower than that in the crystal data sheet may cause overdriving of the crystal and result in damage to the crystal or shorten the crystal life.

Acceptable results can be accomplished by choosing the value to be approximately equal to the capacitive reactance, i.e.,  $R_S \approx X_{C_2}$ , provided  $X_{C_2}$  is greater than or equal to the manufacturer's recommended value. Making  $R_S \approx X_{C_2}$  will cause a 50% voltage drop due to voltage-divider action. This requires that the gain of the inverter be equal to, or greater than, 2. Because the gain of a CMOS inverter is much higher than 2, the closed-loop gain is still higher than unity. The gain of a buffered inverter is considerably higher than an unbuffered inverter. If a buffered inverter is used,  $R_S$  can be increased so that the closed-loop gain of the system is decreased and stability is improved.



The effect of  $R_S$  is shown in Figures 20 and 21. Decreasing  $R_S$  results in a faster edge rate and increased closed-loop gain.




Figure 20. Effect of R<sub>S</sub> on Oscillator Waveform (No Load)




Figure 21. Effect of  $R_S$  on Oscillator Waveform ( $R_L = 1 k\Omega$ )

Figures 22 and 23 show the relative effect of the  $R_S$  on the gain and the phase response of the feedback network of the oscillator circuit described in Figure 19.  $R_S$  not only reduces the gain, but also shifts the resonance frequency and introduces additional phase delay.




Figure 22. Effect of R<sub>S</sub> on the Frequency Response of Feedback Network




Figure 23. Effect of R<sub>S</sub> on the Phase Response of Feedback Network

 $R_S$  also affects the duty cycle and power consumption ( $I_{CC}$ ) of the oscillator circuit. Appendix B shows the effect of  $R_S$  on duty cycle and the power consumption ( $I_{CC}$ ) in an oscillator circuit using an LVC1GU04 as the amplifier.

At low frequency, phase shift due to the CMOS inverter is small and can be neglected. Phase shift is given by equation 15.

Phase shift = Frequency of oscillation  $\times$  Propagation delay  $\times$  360 degrees (15)

If the propagation delay of a CMOS inverter is 5 ns, then, at 25 MHz, the phase shift introduced by the inverter is 45 degrees. For high frequency, using a series feedback resistor ( $R_S$ ) is not feasible because it adds additional phase shift.  $R_S$  can be replaced by a capacitor whose value is approximately equal to the input impedance of the crystal, i.e.,  $C_s \approx C_2$ .



#### 6.1.3 C<sub>1</sub> and C<sub>2</sub>

The values of C<sub>1</sub> and C<sub>2</sub> are chosen such that the parallel combination of C<sub>1</sub> and C<sub>2</sub> equals the recommended capacitive load (C<sub>L</sub>) specified in the crystal data sheet, i.e.:

$$C_{L} = \frac{C_1 C_2}{C_1 + C_2}$$

 $R_S$  and  $C_2$  form a low-pass filter and reduce spurious oscillation. The value can be adjusted, based on the desired cutoff frequency. Another factor in choosing  $C_2$  is the start-up time. For a low-gain amplifier, sometimes  $C_2$  is increased over  $C_1$  to increase the phase-shift and help in start-up, but  $C_1$  should be within a limit such that the load capacitance introduced to the crystal does not exceed the manufacturer's recommended value of  $C_L$ . Otherwise, the resonance frequency will change.

# 7 Practical Design Tips

The performance of an oscillator circuit using a CMOS inverter is sensitive to the circuit components, layout etc. In designing an oscillator circuit, careful attention should be given to eliminate external effects:

- The oscillator circuit feedback factor should not be too large; otherwise, there will be instability, and oscillation will not be determined by the crystal alone.
- A CMOS inverter with a Schmitt-trigger input is not suitable for use in the oscillator circuit described previously. A Schmitt-trigger input device has two different thresholds, and it may not be possible to bias them properly in the linear region using the circuit described previously.
- At higher frequencies, the ground lead to the central point of connection always should be as large in area and as short in length as possible. This provides low resistance and low inductance and, thereby, the effect on oscillation is less. Use of a multilayer board, with one layer for V<sub>CC</sub> and one for ground, is preferable.
- An unbuffered inverter itself may not have enough drive for a high-capacitive load. As a result, the output voltage swing may not be rail to rail. This also will slow down the edge rate of the output signal. To solve these problems, a buffer or inverter with a Schmitt-trigger input can be used at the output of the oscillator. Examples of Schmitt-trigger input buffers and inverters are the LVC1G17 and LVC1G14. Figure 24 shows an example circuit.

 $C_1$ 

~32 pF




Figure 24. Oscillator Circuit Using a Schmitt-Trigger Input Inverter

- Good power-supply decoupling is necessary to suppress noise spikes on the supply line. Low-resonance ceramic capacitors should be used as close to the circuit as possible. The reference value is 100 nF.
- Connections in the layout should be as short as possible to keep the resistance and inductance low.
- To reduce crosstalk, standard PCB design techniques should be used. For example, if the signal is routed together with other signals, crosstalk can be reduced by a factor of 3 if there is a ground line between adjacent signal lines.
- Without a crystal, the oscillator should not oscillate. To check this, the crystal in a CMOS oscillator can be replaced by its equivalent parallel-resonant resistance.

### Appendix A. Laboratory Setup

#### A.1 Laboratory Setup to Measure Open-Loop Gain Characteristics




Figure A-1. Open-Loop-Gain Measurement Setup

#### A.2 Laboratory Setup to Measure I<sub>CC</sub> vs V<sub>I</sub> Characteristics




Figure A-2. I<sub>CC</sub> vs V<sub>I</sub> Measurement Setup

# Appendix B. LVC1GU04 in Crystal-Oscillator Applications

#### B.1 LVC1GU04 in 25-MHz Crystal-Oscillator Circuit

 $C_1 \approx C_2 = 30 \ pF$ 

 $X_{c_2} = 200 \,\Omega$  (capacitive reactance at resonance frequency, i.e., 25 MHz)




Figure B–1. Effect of R<sub>S</sub> on Oscillator Waveform (Frequency = 25 MHz)

Table B-1. Effect of F	S on Duty C	ycle and I <sub>CC</sub>	(Frequency = 25 MHz)
------------------------	-------------	--------------------------	----------------------

Rs (Ω)	ICC (mA)	Positive Duty Cycle (%)
0	22.2	43
240	11.1	45.9
2 k	7.3	47.3
10 k	8.6	46.7

### B.2 LVC1GU04 in 10-MHz Crystal-Oscillator Circuit

$$C_1 \approx C_2 = 30 pF$$

 $X_{\rm C_2}{\rm = 480~\Omega}$  (capacitive reactance at resonance frequency, i.e., 10 MHz)




Figure B–2. Effect of R<sub>S</sub> on Oscillator Waveform (Frequency = 10 MHz)

Rs (Ω)	ICC (mA)	Positive Duty Cycle (%)
450	6.9	40
3 k	8.4	47.6
10 k	15.1	43.9

### B.3 LVC1GU04 in 2-MHz Crystal-Oscillator Circuit

$$C_1 \approx C_2 = 30 \rho F$$

 $X_{C_2}$  = 2.4 k $\Omega$  (capacitive reactance at resonance frequency, i.e., 2 MHz)




Figure B–3. Effect of R<sub>S</sub> on Oscillator Waveform (Frequency = 2 MHz)

Rs (Ω)	ICC (mA)	Positive Duty Cycle (%)
240	11.1	45.9
2 k	7.3	47.3
10 k	8.6	46.7

#### B.4 LVC1GU04 in 100-kHz Crystal-Oscillator Circuit

$$C_1 \approx C_2 = 30 \rho F$$

 $X_{C_2}$  = 48 k $\Omega$  (capacitive reactance at resonance frequency, i.e., 100 kHz)




Figure B-4. Effect of R<sub>S</sub> on Oscillator Waveform (Frequency = 100 kHz)

Table B-4. Effect of F	S on Duty Cycle and I <sub>CC</sub>	(Frequency = 100 kHz)
------------------------	-------------------------------------	-----------------------

Rs (Ω)	ICC (mA)	Positive Duty Cycle (%)
50 k	9	46.4
100 k	9.5	46.1
220 k	13.7	44.3

# Appendix C. LVC1404 in Crystal-Oscillator Applications

#### C.1 LVC1404 in 25-MHz Crystal-Oscillator Circuit

 $C_1 \approx C_2 = 30 pF$ 

 $R_S = X_{C_2} = 200 \Omega$  (capacitive reactance at resonance frequency, i.e., 25 MHz)

 $V_{CC} = 3.3 V$ 

 $I_{CC} = 8.6 \text{ mA}$ 

Duty cycle = 48.1%




Figure C–1. Output Waveform of Oscillator Circuit Using LVC1404 (Frequency = 25 MHz)



#### C.2 LVC1404 in 100-kHz Crystal-Oscillator Circuit

 $C_1 \approx C_2 = 30 pF$   $R_S = X_{C_2} = 48 \text{ k}\Omega$  (capacitive reactance at resonance frequency, i.e., 100 kHz)  $V_{CC} = 3.3 \text{ V}$   $I_{CC} = 5.7 \text{ mA}$ Duty cycle = 47.4%




Figure C–2. Output Waveform of Oscillator Circuit Using LVC1404 (Frequency = 100 kHz)

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated